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ABSTRACT 
TiN/HfO2/SiO2/Si GATE STACKS RELIABILITY: CONTRIBUTION OF HfO2 




Hafnium Oxide based gate stacks are considered to be the potential candidates to replace 
SiO2 in complementary metal-oxide-semiconductor (CMOS), as they reduce the gate 
leakage by over 100 times while keeping the device performance intact. Even though 
considerable performance improvement has been achieved, reliability of high-κ devices 
for the next generation of transistors (45nm and beyond) which has an interfacial layer 
(IL: typically SiO2) between high-κ and the substrate, needs to be investigated. To 
understand the breakdown mechanism of high-κ/SiO2 gate stack completely, it is 
important to study this multi-layer structure extensively. For example, (i) the role of SiO2 
interfacial layers and bulk high-κ gate dielectrics without any interfacial layer can be 
investigated separately while maintaining same growth conditions; (ii) the evolution of 
breakdown process can be studied through stress induced leakage current (SILC); (iii) 
relationship of various degradation mechanisms such as negative bias temperature 
instability (NBTI) with that of the dielectric breakdown; and (iv) a fast evaluation process 
to estimate statistical breakdown distribution.  
In this dissertation a comparative study was conducted to investigate individual 
breakdown characteristics of high-κ/IL (ISSG SiO2)/metal gate stacks, in-situ steam 
generated (ISSG)-SiO2 MOS structures and HfO2-only metal-insulator-metal (MIM) 
capacitors. Experimental results indicate that after constant voltage stress (CVS) identical 
degradation for progressive breakdown and SILC were observed in high-κ/IL and SiO2-      
only MOS devices, but HfO2-only MIM capacitors showed insignificant SILC and 
progressive breakdown until it went into hard breakdown. Based on the observed SILC 
behavior and charge-to-breakdown (QBD), it was inferred that interfacial layer initiates 
progressive breakdown of metal gate/high-κ gate stacks at room temperature. From 
normalized SILC (ΔJg/Jg0) at accelerated temperature and activation energy of the time-
to-breakdown (TBD), it was observed that IL initiates the gate stack breakdown at higher 
temperatures as well. A quantitative agreement was observed for key parameters of NBTI 
and time dependent dielectric breakdown (TDDB) such as the activation energies of 
threshold voltage change and SILC. The quality and thickness variation of the IL causes 
similar degradation on both NBTI and TDDB indicating that mechanism of these two 
reliability issues are related due to creation of identical defect types in the IL.  
CVS was used to investigate the statistical distribution of TBD, defined as soft or 
first breakdown where small sample size was considered. As TBD followed Weibull 
distribution, large sample size was not required. Since the failure process in static random 
access memory (SRAM) is typically predicted by the realistic TDDB model based on 
gate leakage current (IFAIL) rather than the conventional first breakdown criterion, the 
relevant failure distributions at IFAIL are non-Weibull including the progressive 
breakdown (PBD) phase for high-κ/metal gate dielectrics. A new methodology using 
hybrid two-stage stresses has been developed to study progressive breakdown phase 
further for high-κ and SiO2. It is demonstrated that VRS can be used effectively for 
quantitative reliability studies of progressive breakdown phase and final breakdown of 
high-κ and other dielectric materials; thus it can replace the time-consuming CVS 
measurements as an efficient methodology and reduce the resources manufacturing cost. 
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CHAPTER 1  
INTRODUCTION, MOTIVATION AND OBJECTIVES  
1.1 Introduction 
In today‘s world, microelectronics became an integral part of our lives. So, continuous 
effort in microelectronics research is essential to achieve higher performance and 
functionality of various electronic devices that eventually will improve quality of life in 
the world. Metal-oxide-semiconductor field-effect transistor (MOSFET) is the basic 
device in integrated circuit (IC). Continuous scaling of MOSFET for the past few decades 
has followed an evolutionary path. The supply voltage, Vdd, channel length and 
physical thickness of dielectrics are scaled to achieve higher circuit speed/performance, 
increased bit density and lower power dissipation which tremendously improve the 
computing power at a reasonable cost. 
To meet the requirements of diverse applications, MOSFETs have been 
categorized into different families, such as high performance (HP) logic family (i.e. 
microprocessors), low operating power (LOP) logic family (i.e. notebook) and low 
standby power (LSTP) logic family (i.e. cell phone). High performance logic devices 
require smaller threshold voltage (Vth), shorter channel length and thin dielectric for fast 
switching speed. But for LSTP logic family, power dissipation is the main concern which 
requires low standby leakage current. The scaling of devices via thinning of gate 
dielectric and shortening of channel length causes substantial gate tunneling current and 
subthreshold leakage current. For LSTP logic devices, direct tunneling current has 
become a significant portion of leakage current for sub 2 nm oxide [1].  Based on the 




gate length of the transistor have been shrunk below 45-nm node and equivalent oxide 
thickness (EOT) of the dielectric scaled down to less than 0.9 nm [2].  
 
Table 1.1  LSTP Technology Requirements from ITRS 2009 Winter Meeting [1] 
 
Replacement materials for the gate dielectric were expected below 90 nm to 
maintain the pace of Moore's Law. However, the widespread adoption of channel strains 
engineering postponed gate dielectric replacement by a few generations. Strained silicon 
boosted the transistor performance and power consumption to maintain progress without 
the introduction of revolutionary materials. But thinning of oxynitride, or SiON, the 
current gate dielectric is at the end of the road. With SiON providing only about a 50 
percent improvement in dielectric constant (κ), a fundamental shift in materials was 
required. Further scaling of SiON would create unacceptably high gate leakage current 
and reduce device reliability. The 1-nm-thick layer of SiON, required for 45-nm device 
targets, is essentially just three atomic layers thick. Not only is leakage a huge problem, 
but there is no margin left for thickness variation. The revolution of new material (high-
κ/metal gate) has solved this problem. The advantage of using a high-dielectric-constant 
material is that it has a greater dielectric constant (κ) than SiO2 (kSiO2 = 3.9) and thus can 
Year of production 2010 2013 2016 2019 2022 
Technology node 45 32 22 16 11 
Physical gate length 
(nm)  
27 20 15.3 11.7 8.9 
Vdd (Low operating 
power supply 
voltage) 
0.95 0.80 0.75 0.65 0.60 
 Off state current 








afford larger physical thickness to minimize leakage while maintaining similar 
capacitance values. But the new dielectric material needs to satisfy the minimum 
requirements for transistor application. Some of these requirements are listed in the table 
below [1.2]. 
 
Table 1.2  Minimum Requirements of High-κ Gate Dielectric 
1. Higher permittivity than SiO2 and oxynitride (9≤ κ ≤ 25). 
2. Larger bandgap and conduction band offset. 
3. Lower leakage current than SiO2 for similar EOT. 
4. Thermodynamically stable on Si. 
5. Good interface quality with low interface states (≤ 5 x 1010 eV/cm2). 
6. Good reliability.  
 
The research on high-k materials as the new gate dielectric started off with 
Tantalum Oxide (Ta2O5) and Strontium Titanate (SrTiO3), as these materials were 
already studied for DRAM applications [3,4]. As the research for new dielectric material 
continued, several other oxides have been proposed such as Titanium Oxide (TiO2), 
Aluminum Oxide (Al2O3), Yttrium Oxide (Y2O3), Zirconium Oxide (ZrO2), Hafnium 
Oxide (HfO2) [5-7] etc. to replace SiO2.  Among these high-k dielectrics, HfO2 has been 
considered as the potential candidate because of various reasons; such as 1) high 
dielectric constant of ~25-30 (~6-7 times that of SiO2), 2) energy band gap of 5.68eV, 
though much lower than SiO2 but with band offsets greater than 1eV (1.5eV for electron 
and 3.4eV for holes), 3) free energy of reaction with Si is about 47.6Kcal/mol at 727
o
C 




4) unlike other silicides, silicide of Hf can be easily oxidized [8] to form HfO2. All these 
properties of HfO2 make it an attractive alternative for SiO2. 
In high-κ HfO2 gate stacks, SiO2-rich interfacial layer (IL) which is between the 
Si substrate and the high-κ layer is needed to facilitate the growth of the high-k layer, as 
well as attain sufficient channel mobility. This interfacial layer forms either as a result of 
oxidizing growth conditions [9] or because they are intentionally grown as nucleation 
layers before high-κ deposition [10]. For oxidizing growth condition, oxygen (O) is 
released and diffused to Si during HfO2 deposition. This O release forms thick bottom 
interface SiOx that severely limits scaling. It was also proven by transmission electron 
microscopy (TEM) and EOT that this bottom interface SiOx grows uncontrollably [11-
14]. 
There are manifold advantages of intentionally grown SiO2 interfacial layer.  
First, the thickness and quality of this SiO2 IL can be controlled, which would eventually 
help in gate stack EOT scaling. Second, the use of an oxide bottom layer enables HfO2 
nucleation with almost no barrier, linear growth rate, growth at constant density, and the 
most two-dimensionally continuous HfO2 films [10]. So, interfacial SiO2 is essential for 
the ease of nucleation of HfO2 on Si. Also, the presence of this interfacial layer of SiO2 
improves carrier mobility and reduces positive bias temperature instability (PBTI). 
However, these high-κ materials exhibit a higher defect density compared to SiO2, 
aggravating some major device reliability issues including the bias temperature 
instability, the reduction in channel mobility, time dependent dielectric breakdown, and 
hot carrier induced degradation etc for the complete gate stack. The knowledge of stress 




device reliability, as reliability remains to be the most critical factor to hold back its 
successful incorporation into the mainstream commercial intergraded circuits [15-18].     
1.2 Motivation and Approach 
The high-k material currently being considered for gate dielectric applications results in a 
multilayer structure that includes a SiO2-like layer either spontaneously or intentionally 
formed at the interface [19]. A schematic of the gate stack is shown in Figure 1.1 where 
the interfacial layer was intentionally formed. The reliability of high-k gate dielectric 
stacks is influenced by both interfacial layer and high-κ layer. Stress induced breakdown 
is one of the vital issues of the reliability of the high- gate stacks. The difficulty in the 
breakdown study of the gate stack arises as the potential drop/electric field across 
interfacial and high- layers are different due to the differences in the value of the 
dielectric constant, and thickness [20].  This, along with the differences in their 
respective atomic structures [21], leads to the difference in the degradation in IL and 
high- layer as the stress bias is applied. It was also observed from transistor electrical 
characteristics and high resolution chemical and spectroscopic analysis that the high-k 
film modifies the stoichiometry of the underlying SiO2 layer by rendering it oxygen 
deficient [22]. This oxygen vacancy may be responsible to induce a higher density of 
fixed charges in the IL associated with the Si-Si defects. The mechanism of device 
degradation under constant voltage stress of both polarities is still under debate due to the 
lack of techniques to separate the traps in the interfacial and the high-k layer. So, this 




would help its inclusion in future CMOS devices. More emphasis was given to identify 
the weak link between high-k layer and SiO2-like IL.  
To understand the breakdown characteristics of high-κ/SiO2 gate stack, this work 
has followed an approach by investigating two other control structures along with the 
gate stack: one with only SiO2 and other with bulk high-κ gate dielectric without any 
interfacial layer, while maintaining identical growth conditions and thickness as the gate 
stack. The high-κ dielectric without an interfacial layer was achieved by using a metal-
insulator-metal (MIM) structure. The test structures are shown in Figure 1.2.  
 
 





Figure 1.2  Two test structures to study breakdown characteristics (a) Metal-Insulator-
Metal (MIM) capacitor with HfO2 and (b) TiN gate with ISSG SiO2.  
 
This experimental design has enabled to understand the contribution of SiO2 
interfacial layers and bulk high-κ gate dielectrics in terms of the detail degradation and 
breakdown behavior of the composite gate stack.  
1.3   Objectives  
For high-κ /metal gate stacks, two important reliability issues relating to bulk traps are 
time dependent dielectric breakdown (TDDB) and stress-induced leakage current (SILC). 
Also, Negative bias temperature instability (NBTI) is a cause of concern for long term 
reliability where both bulk and interface are degraded. A brief description of these 
degradation mechanisms and their impact on reliability are mentioned below. 
1.3.1  Time Dependent Dielectric Breakdown (TDDB)  
When a voltage is applied across the gate oxide, a measurable tunneling current will flow 
if the gate voltage (Vg) is high enough and/or the oxide is thin enough. For thick oxides at 






through the triangular barrier [23-24], while for thin oxides (tox <3 nm) at voltages below 
about 3 V (corresponding to the barrier height between n-type silicon and SiO2) the 
current is due to direct quantum mechanical tunneling. Electrons (or holes) flowing 
across the oxide will trigger several processes depending on their energy. At least three 
defect generation mechanisms have been identified: The first two, impact ionization and 
anode hole injection, occur at higher voltages and lead to hole trapping and hole-related 
defect generation [25-26] as the stress with time continues. The lowest-energy process so 
far identified, which dominates at the voltages where present MOSFETs operate, is the 
so-called trap creation process attributed to hydrogen release [27-28] or hole injection 
[29] from the anode. This process continues in the subthreshold region even at operating 
voltages down to 1.2 V or lowers [30-32]. These defects buildup (hydrogen or holes), 
form a conduction path between cathode and anode and eventually breaks down the 
oxides destructively. This catastrophic electrical breakdown is known as time dependent 
dielectric breakdown (TDDB). 
1.3.2  Stressed-Induced Leakage Current (SILC)  
Besides the as-deposited defects, additional bulk traps in high-κ gate stacks are created 
during constant voltage stress (CVS), leading to dielectric breakdown when a critical trap 
density is reached. These generated traps give rise to stressed-induced leakage current 
(SILC) through trap assisted tunneling even long before breakdown [33]. For high-κ gate 
stacks, especially nFETs show large SILC during positive bias temperature which 







1.3.3 Negative Bias Temperature Instability (NBTI)  
Negative bias temperature instability (NBTI) occurs in p-channel MOS devices stressed 
with negative gate voltages at elevated temperatures. The detrimental effects of NBTI   
on devices are threshold voltage (VT) increase, absolute ‗‗off‘‘ current Ioff increase and 
absolute drain current (IDsat) and transconductance (gm) decrease. Typical stress 
temperatures lie in the 100– 250 °C range with oxide electric fields typically below 6 
MV/cm, i.e., fields below those that lead to hot carrier degradation. Such fields and 
temperatures are typically encountered during burn in, but are also approached in high 
performance ICs during routine operation. Either negative gate voltages or elevated 
temperatures can produce NBTI, but their combined action produces a stronger and faster 
effect. VT shifts due to NBTI has now become an important reliability concern for both 
digital and analog CMOS circuits. This is primarily due to the scaling of gate oxide for 
digital circuits without corresponding scaling of their supply voltages. So, the devices are 
exposed to moderately high electric field [34]. 
For various applications (i.e. automotive industry), it is possible that the operating 
temperature of semiconductor device will be much higher than room temperature. The 
above mentioned physical degradation mechanisms (TDDB, NBTI and SILC) will be 
accelerated with this temperature increase. So, a basic understanding of these degradation 








The objectives of this research are— 
1. to critically and comprehensively examine the dielectric breakdown mechanism      
(specially, time dependent dielectric breakdown, TDDB) of the high-κ/IL gate 
stack on Si at both room and elevated temperatures. 
 
2. to estimate the lifetime of these stacks at operating voltage from experimental 
results. 
 
3. to investigate negative bias temperature instability(NBTI). 
 
4. to probe into the origin of low voltage stress-induced leakage current (SILC). 
 
5. to correlate NBTI,  LV-SILC and TDDB effects for a comprehensive reliability 
model. 
 
6. to develop methodology for investigating gate dielectric integrity.  
1.4   Dissertation Organization  
Chapter 2 discusses the reliability study of high-κ/metal gate devices from literature 
focusing on breakdown. Recent work involving MIM capacitors with high-κ and past 
research on thin SiO2 reliability have also been discussed. 
 The fabrication process for high-κ/IL (TiN/HfO2/SiO2/Si) MOS devices, MIM 
capacitors and control SiO2 devices used in the present work has been described in 
Chapter 3. The electrical characterization set up and details of the measurement 
procedures for this research are also discussed here.   
Chapter 4 deals with the breakdown mechanisms of metal gate/high-/IL based 
gate stacks at room temperature. The roles of IL and high-κ layer in TDDB are 
determined from sets of TiN/HfO2 based gate stacks, SiO2-only MOS structures and 
HfO2-only MIM capacitors. Four different degradation regimes i) Defect generation, (ii) 
Soft breakdown (SBD), (iii) Progressive breakdown (PBD) and (iv) Hard breakdown 




For accurate estimation of operating voltage extrapolation, it is required that time 
dependent breakdown study be evaluated at an elevated temperature. Hence, this chapter 
also expands the discussion on basic understanding of temperature dependence of high-
κ/IL gate stack breakdown by investigating the response of the individual layers at 
elevated temperature.  
Chapter 5 talks about the origin of low voltage stress-induced leakage current 
(SILC) and correlates to breakdown of the gate dielectric. The initiation of breakdown 
process can be understood by studying the low voltage SILC growth as a function of 
stress voltage. Then the issues of negative bias temperature instability (NBTI) to explore 
the traps formation and how it impacts the device degradation were also discussed. Also, 
a correlation of NBTI and TDDB is presented. 
Chapter 6 narrates the new hybrid 2 step stress methodology developed to study 
progressive breakdown and final failure distribution of high-κ/IL gate stack and also thick 
and thin single layer SiO2 dielectric. This chapter presents extensive experimental results 
of progressive breakdown time (TPBD) and final failure time (TFAIL) by voltage ramp 
stress (VRS) and compared it with traditional constant voltage stress. It has been shown 
that VRS method can be very useful and efficient to study non-Weibull TFAIL distribution 
and thus save significant time and manufacturing cost.   





CHAPTER 2  
RELIABILITY ISSUES OF HIGH- DIELECTRICS: CURRENT STATUS  
2.1   Introduction  
Major efforts have been invested to replace SiO2 by high-κ gate dielectrics. Promising 
results in terms of equivalent oxide thickness (EOT), leakage current reduction and 
integration have been obtained with SiO2/high-κ stacks [35]. Except at very low fields, 
the generation of traps in the dielectric is the most important aspect of degradation prior 
to breakdown. The dielectric reliability of these stacks (high-κ/interfacial SiO2) is 
evaluated by measuring time-to-breakdown (TBD) during constant voltage stress (CVS) or 
constant current stress (CCS). The degradation mechanisms in double-layer stacks might 
be quite different from single layer degradation and the material properties of high-κ 
dielectrics might allow for additional physical mechanisms [35]. Besides, several 
mechanisms may be taking place at the same time during stress. The microscopic origin 
of the degradation occurring in these layers is not well understood yet. It has been 
claimed by Torii et al. [36] that the hole-injection-induced release of hydrogen from Si-H 
terminations causes IL (interfacial layer) breakdown. This mechanism also accelerates 
negative bias temperature instability (NBTI).  
For ultra thin oxides (SiO2) with poly gate, very strong TBD/QBD temperature 
dependence has been found for thin oxides as compared to thick oxides [25, 37-42] 
shown in figure 2.1.  As the gate stack considered for high-κ has an interfacial layer of 
thin SiO2, it is speculated that there will be strong TBD/QBD temperature dependence for 




new dielectric stack, it is imperative to look into critical reliability issues such as TDDB, 
NBTI, and stress-induced leakage current (SILC) at both room and elevated 
temperatures. Additionally, a correlation between various degradation mechanisms need 
to established. 
 
Figure 2.1 (a) TBD versus VG and (b) TBD versus temperature for 2.15-nm oxides 
(SiO2) using p+poly/n-Si capacitors (+ VG) [43]. 
 
 To study breakdown, issues such as soft breakdown, hard breakdown, the 
physical and chemical nature of the interface layer and the bulk high-κ layer, 
polarity dependence due to asymmetric band structure, charging effect by pre-
existing traps, thickness dependence, and area scaling are critical for the accurate 





2.2   Breakdown Behaviors of HfO2 under DC Stress 
2.2.1  Trap Generation in Bulk Oxide 
Various temperature dependent leakage current and threshold voltage instability 
measurements have been performed to explain the physical origin of electron traps in Hf-
based dielectrics [44]. From Vt instability, an equilibrium of electron tunneling from 
channel to traps and detrapping by Frenkel-Poole conduction can be explained. From this 
F-P model, the extracted trap energy was found to be 0.35eV. There have been reports of 
different trap energy levels present in the bulk Hf-oxide varying from 0.35eV to 1.5eV 
from HfO2 conduction band. The source of these defects were claimed to be oxygen 
vacancy related defects. [45]. 
 
Figure 2.2  Fermi-derivative energy distribution of the traps. Here trap energy was found 







2.2.2  Stress Induced Leakage Current (SILC)  
It was first reported in the early 1980s that currents measured on thin oxides (4-5 nm in 
thickness) at low applied electric fields increased after stressing at high fields [46]. The 
low-field current measurements were performed at low voltages, referred to as the direct 
tunneling (DT) regime, as illustrated in Figure 2.3 (a). The DT current is produced by 
electrons tunneling from the cathode contact to the anode contact without entering the 
oxide conduction band. The stressing was performed at higher fields where the electrons 
tunneled first into the oxide conduction band before entering the anode [as shown in 
Figure 2.3 (b). This latter type of tunneling phenomenon is called Fowler-Nordheim (FN) 
tunneling. It was assumed that the increase in the DT current was caused by oxide film 
deterioration due to the presence of hot electrons in the oxide conduction band and 
related to the presence of positive oxide charges generated near the anode during FN 







Figure 2.3  Schematic energy-band diagram showing (a) direct tunneling of electrons 
from the cathode to the anode contact, (b) Fowler-Nordheim tunneling of electrons from 
the cathode to the bottom of the SiO2 conduction band with subsequent ballistic transport 
through the oxide to the anode, (c) two examples of trap-assisted tunneling in the direct 
tunneling regime including the use of both interfacial and bulk oxide sites, and (d) direct 
tunneling with barrier (field) distortion caused by trapped negative and positive oxide 
charges [47].  
 
This current in the DT regime is known as stress-induced leakage current (SILC) 
shown above in Figure 2.4. Many different models are being used to explain SILC. Rofan 
et al.  have proposed that SILC is caused by interface-state generation [48-49], Dumin et 
al. claim that it is due to bulk-oxide electron-trap generation [50] .Also, the positive 








Figure 2.4  Fresh and post ramp-stress I-V characteristics for 4.5nm NMOS oxides [47]. 
 
Later DiMaria et al. [47] took an attempt to correlate all different possibilities of 
SILC and showed that the SILC can be best explained by the generation of neutral 
electron traps in the oxide layer. These sites allow more SILC to flow through the oxide 
layer by acting as ―stepping stones‖ for tunneling carriers. This phenomenon is often 
referred to as trap-assisted tunneling [Figure 2.3 (c)]. Furthermore, the generation of 
these neutral sites was shown to be caused mainly by the ―trap creation‖ (TC) 
phenomenon which is related to hydrogen release by hot electrons [38, 53-62]. 
In summary, neutral electron traps generated in the bulk has been found to be 
causing SILC through trap assisted tunneling. To determine the trap origin in ultra thin 
SiO2 oxide, it was suggested that these neutral electron trapping centers could be 
hydrogen-induced defects produced during the release of hydrogen at the anode by hot 
electron impact ionization, followed by the transport of hydrogen in the SiO2 layer, 




Once a stress is applied, charge trapping and trap generation takes place simultaneously. 











Here N(t) and N(Q) are the number of traps generated as a function of time and injected 
charge respectively, bt and bQ are constants.  
 SILC is defined as ΔJ(t) = J(t) - J(0). Here J(0) and J(t)  are the current density 
before and after stress time, t respectively. The normalized SILC increase is a useful 
metric because it is proportional to the density of stress generated traps [47] and is given 
by 
 




Where ΔJ/J0 is the normalized SILC. 
The following figure shows normalized SILC with accumulated stress time of 




















Figure 2.5  SILC evolutions with stress time for various splits of high-κ gate stacks. 
SILC is sensed at Vg = 2 V [66].  
 
 2.2.3  Soft Breakdown of HfO2 with Constant Voltage Stress  
Soft breakdown (SBD) can be defined as localized increase of current through the gate 
insulator observed in thin oxides stressed at low voltages. The conduction mechanism 
during SBD is non-Ohmic. By definition, soft breakdown is considered to occur from a 
weak localized percolation path between the gate electrode and the substrate. The traps 
are generated during stress and randomly occupy lattice sites of the oxide. Conduction 
between two neighbor traps is possible when the distance between these traps is less or 
equal to 0.9 nm [67]. A percolation path is formed between cathode and anode when a 
critical number of electron traps are generated in the gate dielectric layer and at the 
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Figure 2.6  Schematic illustration of the new spheres model for intrinsic oxide 
breakdown simulation based on trap generation and conduction via traps. A breakdown 
path is indicated by the shaded spheres [67]. 
 
 
The typical breakdown behavior of HfO2 (EOT = 1.4 nm, physical thickness 4.8-5 
nm) gate dielectrics, describing soft and hard breakdown is shown in Figure 2.7 [52]. 
Typically a soft breakdown is detected after a 2%-5% increase in gate current during 
stress (CVS).   
 
Figure  2.7  Gate current density during constant voltage stress showing soft breakdown 






As described earlier the degradation processes for high-κ dielectric involving trap 
creation, percolation and subsequent wear out of each of the conduction paths created, 
ultimately lead to hard breakdown. All these mechanisms act in parallel on a stressed 
device. It has been shown in Figure 2.8 [69]. Hence, soft breakdown (SBD) and hard 
breakdown (HBD) are localized and randomly distributed over the device area [72]. 
 
Figure 2.8  Competing sequences of trap generation, percolation (small black dots) and 
subsequent wear out (dots growing) on a given capacitor [69]. 
 
 
Fluctuation of the leakage current after soft breakdown results from the trapping–
detrapping of electrons in the percolation clusters making the current through the 
dielectric noisy. In the case of SiO2, device size (channel length for FETs) is a factor for 
the current increase after the onset of soft breakdown. The radius of soft breakdown path 
of high-κ dielectrics or the origin of soft breakdown can be very different from that of 
single layer structure like SiO2, since high-κ dielectric stacks are in general bi-layer 
structures (an interface and a bulk high-κ layer).  
Soft breakdown and SILC can be differentiated by the magnitude of the gate 
current increase as shown below. During SBD, significantly higher increase (at least two 
orders of magnitude) in the sense current is observed than SILC at low applied voltage as 






Figure 2.9  Gate current measured interrupting stress for ultrathin SiO2 oxide showing 
SILC, SBD and HBD [73]. 
 
2.2.4  Progressive Breakdown (PBD regime)  
After SBD, the device continues to degrade until catastrophic hard breakdown occurs. In 
small area devices, after the 1
ST
 breakdown event, the progressive breakdown (PBD) 
regime is typified by quantized jumps in the current following the occurrence of each 
successive breakdown event [74]. For ultra thin SiO2, PBD in nFETs (inversion) has been 
found as local degradation of a single breakdown spot where as for pFETs stressed in 
inversion have multiple competing breakdown events during PBD phase [75-76]. Figure 
2.10 shows the PBD phase of high-κ/metal gate pFET devices. As circuit functionality is 
not affected by the 1
st
 BD, progressive breakdown time will give extra margin to product 















Figure 2.10  Example of the time dependence of gate leakage Ig during CVS at VG = -1.9 




 gate area. Progressive breakdown time, 





This gradual gate current (Ig) growth can be seen mostly in small area devices. 
Progressive breakdown is associated with an increase of noise in the gate current 
 
Figure 2.11  Example of exponential growth of the current IG during the PBD phase. The 
dotted line is the exponential fit to the measured current [74]. 
 
 
As shown in Figure 2.11, the PBD current shows exponential growth with characteristic 







given stress voltage. As SBD does not necessarily render transistors inoperative, 
reliability projection techniques have been proposed to increase the time to failure 
beyond the 1
ST
 breakdown event [78]. One of these models is known as the prevalence 
method [79-80], where the hard breakdown distribution is shifted from the first 
breakdown time by a factor that depends on the stress conditions. Another technique is 
the successive breakdown method [80], which provides a methodology for determining 
the time at which a specified leakage criteria is exceeded following the occurrence of 
multiple soft breakdown events. With metal gate/high-κ dielectric, a shorter progressive 
breakdown stage is observed than with poly-Si gate [18].  
 
2.2.5 Hard Breakdown (HBD)  
HBD and SBD are independent failures occurring at different spatial locations [82-83]. 
Hard breakdown is characterized by an Ohmic I-V relationship and a post breakdown 
resistance < 10KΩ. As the stress voltage increases, the time delay between SBD and 
HBD diminishes [84], and the 1
ST
 breakdown becomes predominantly HBD above about 
5V [85-86]. In thick oxides stressed at high voltages, HBD is catastrophic and results in a 
low resistance short between the two electrodes. In ultra-thin dielectrics stressed at low 
voltages, the HBD and SBD regimes are differentiated by the magnitude of the post 
breakdown resistance. For an example, effective resistance of the dielectric was around 
8.5 Ohm after soft breakdown [68]. 
2.3    High-κ/IL Breakdown Mechanism  
The multilayer high-κ/IL gate stack demonstrates a different breakdown process as 




described the mechanism of the gradual increase of the gate current during electrical 
stress [Figure 2.12].  
 
Figure 2.12 The proposed mechanism for the gradual increase of gate leakage through 
pMOSFETs (HfAlOx/SiO2 = 5.1/2.2 nm) under negative stress. (a) Before breakdown, (b) 
after the first SBD of the high-κ layer, (c) successive multiple SBDs occur, (d) until the 
HBD occurs due to the layer breakdown of the interfacial layer (IL) [87]. 
 
Defects are generated in both the high-κ and IL-SiO2 which results in a 
conduction path formation in the high-κ layer. This conduction path formation induces 
SBD in high-κ layer. Further stressing results in successive SBDs at multiple spots on the 
device. Defect generation in the IL-SiO2 finally induces the conduction path formation 
throughout the interfacial layer. This results in HBD of the stacked dielectric film.     
It was also found in [52] that the Soft breakdown of HfO2 (EOT = 1.4 nm) is 
predominantly observed as the first breakdown event in the gate injection experiment 
(stress voltage from -2.6 to -2.8 V). The time between soft and hard breakdown 
significantly decreases as stress voltage increases. However, a study on Ta2O5/SiO2 stack 
suggested a different mechanism where the high voltage breakdown of the dielectric 
stack was completely determined by the interfacial SiO2 layer. This is due to the high 




immediately after interface degradation [88]. It is known that breakdown field, EBD 
reduces sharply with increase in dielectric constant [89]. Approximately Ebd ~ (k)
-1/2
 
relation exists over a very wide range of dielectric materials (over nearly 2–3 decades of 
dielectric constant) [90-91]. Figure 2.13 shows the reduction in breakdown strength with 
dielectric constant [92].  
 
Figure 2.13  Observed breakdown strength with dielectric constant [91]. 
 
The charge trapping within the interfacial layer, therefore, not only triggers soft 
breakdown of HfO2 but also influences its Weibull distribution. The difference in the 
Weibull slope, β‘s of soft and hard breakdowns of HfO2 may also be due to the effect of 
interfacial layer. The charge fluence and electric field across the interfacial layer are 
much larger than across the bulk HfO2 layer under substrate injection, and there are 
different defect generation modes as well as different charge fluences between bulk HfO2 
and interface layer under gate injection. Obviously, these differences depend on the 




and the percolation model, it is inferred that defect generation and charge trapping in bulk 
HfO2 affect hard breakdown [52].  
As far as statistical distribution of time-to-fail (TFAIL) of high-κ/metal gate stacks 
is concerned, it was found that TFAIL distribution does not follow Weibull distribution for 
the entire percentile. A large sample size experiment on different area shows that TFAIL 
distribution has lower slope at high percentile whereas the slope get steeper at low 
percentile [93].        
2.4   NBTI of High- κ/Metal Gate 
A brief description of the state-of-the-art understanding on Negative bias temperature 
instability (NBTI) mechanism in SiO2 will be presented first. Even though high-κ/metal 
gate have dual layer dielectrics and different structural properties, the interfacial layer is 
still SiO2. So, the basic knowledge of NBTI in SiO2 would help understand the NBTI in 
high-κ gate stacks as well.   
2.4.1    Degradation Mechanism of NBTI for SiO2  
Negative bias temperature instability (NBTI) has been a persistent reliability concern for 
thermally grown, better quality SiO2. It has generated a lot of attention to understand the 
physics of this degradation mechanism which is specific to pMOSFETs. NBTI causes 
variation in transistor parameters like threshold voltage, drain current, transconductance 
etc when pMOSFET is biased in inversion. This degradation becomes an issue for the 
projected lifetime of the transistor.  
The revised classical Reaction-Diffusion [R-D] theory which is very popular in 




NIT at the Si-SiO2 interface contributes to it [94], (b) ΔVT ~ A exp (-nED/kT)t
n
 , with n = 
0.16 to 0.25 depending on the measurement delay between stress and sense and activation 
energy, ED ~ 0.5eV, [95-96] and (c) a fraction of the interface traps recover once the 
NBTI stress is removed [97]. 
Based on R-D theory of NBTI, it was assumed that NBTI arises due to the hole-
assisted breaking of Si-H bonds at the Si-SiO2 interface (Figure 2.14). The rate of trap 
creation is described below [98]. 
 




00   
(2.4) 
 
Where N0 is the initial number of Si-H bond at Si/SiO2 interface, NIT is generated 
interface traps due to the broken Si-H bonds at time t by NBTI stress, NH(0) is the 
hydrogen concentration at the interface close to Si, kF is the dissociation rate constant. 
Once a hole is captured due to negative bias at the gate, it weakens Si-H covalence bond 
which is then broken at moderate temperature. These broken Si bonds act as traps and 










Figure 2.14  The dissociation of Si-H bonds at the Si-SiO2 interface triggered by hole is 
shown schematically. Passivation along with dissociation of these Si-H bonds also occurs 
at the same time [99]. 
 
It was found that the power-law exponent, n in ΔVT depends on the diffusing 
species where n=1/2 for proton, n=1/6 for molecular H2 and n=1/4 for atomic H 
diffusion. To project ΔVT correctly, power-law n has to as accurate as possible. As this 
exponent, n is very much sensitive to the measurement delay, various new techniques 
called ‗on-the-fly‘ method [100-101] and ultra-fast VT methods [102] have been 
developed. 
2.4.2 Degradation Mechanism of NBTI in High- κ 
As it was mentioned earlier, NBTI study of high-κ gate stacks becomes challenging due 
to its dual layer structure.  Both HfO2 and SiO2 may contribute to ΔVT. The high density 
of pre-existing traps as well as the fast transient charge trapping/detrapping (FTC) 
observed in high-κ films should also be considered for NBTI study [103-107]. As ΔVT 
was observed with a reverse bias (positive Vg) applied during relaxation, it was found 
that ΔVT is mostly reversible as shown in Figure 2.15 [108-109]. Change in threshold 
voltage, ΔVT was found to follow power-law dependence with stress time with low 






Figure 2.15  Reversible threshold voltage change by applying alternating negative (VT-
1V) and positive bias (+1V) for 1000s cycle. Two gate stacks has 2 and 3 nm HfO2 with 
identical 1.1 nm ISSG-SiO2 as interfacial layer. Both stress and relaxation phases show 
fast and slow components [109]. 
  
2.5   PBTI of High-κ/Metal Gate 
Positive bias temperature instability (PBTI) is more serious reliability concern for high-
k/metal gate nFETs than it was for SiO2 and electron trapping was found to affect PBTI 
predominantly. Kerber et al. [111] discussed on electron trapping in SiO2/HfO2 dual layer 
gate stacks in detail and claimed that electron traps in the HfO2 are the source of the 
excess charge trapping in HfO2 resulting in severe PBTI. These electron traps are 
presumably oxygen vacancies in the high-κ layer [112]. There have been reports of 
alternative explanation of PBTI induced ΔVT instability where stress-induced defects 
generation were assumed to be the cause of the degradation [113-114]. Strong relaxation 




Cartier et al. showed a direct correlation (ΔIg/Ig ~ dVt
3
) of stress-induced leakage 
current and ΔVT at both room and accelerated temperatures due to PBT stress shown in 
Figure 2.16 [33]. Early findings show that VT instability and SILC generation are due to 
the same defects which are Oxygen vacancy related shallow defects generated in the 
HfO2. These defect sites then work as stepping stone during trap-assisted tunneling 




Figure 2.16  (left) SILC and Vt-shift shows direct correlation at both room and high 
temperature. (Right) High-κ/MG band diagram during PBT stressing showing tunneling 
and charge trapping in the bulk HfO2. DT is direct tunneling and TAT is trap-assisted 
tunneling [33]. 
 
As high-κ nFETs show large noise in the gate current due to SILC, this makes the 
detection of Time-to-breakdown even more complicated during TDDB test. 
2.6   Breakdown by Ramped Voltage Stress 
Ramped voltage stress (RVS) technique is a fast measurement method to evaluate gate 




rate (ΔV/Δt) until catastrophic BD occurs. From the I-V characteristics, breakdown 
voltage VBD distributions can be found for the device in stress. So far, VBD method has 
been used to study intrinsic breakdown behavior of gate dielectric. The statistical 
distribution of this intrinsic VBD has been found to follow Weibull distribution.  
Also from industry point of view, to reduce defect density in the dielectric or to 
achieve near zero ppm (parts per million), continuous process improvement, increased 
qualifications and screening require time consuming test. This ultimately increases 
manufacturing cost. Hence to replace time consuming constant voltage stress, RVS has 
been applied as an alternate fast method to qualify gate dielectric integrity. Original idea 
of the conversion from RVS to TDDB is based on the integration of cumulative damage 
proposed by Berman [115].  Kerber et al. had reported that VRS and CVS results are 
congruent for high-κ devices in terms of voltage acceleration, Weibull distribution and 
thermal activation [118]. Figure 2.17 (left) shows how 1
st
 BD has been defined in time 
domain during CVS. Then, breakdown voltage (VBD) from ramp voltage stress was 
translated to TBD and compared with directly measured TBD. This is shown in Figure 2.17 
(right). This has been applied to 1
st
 BD. But from a practical circuit/chip reliability point 
of view, 1
st
 BD does not essentially alter circuit functionality [119]. Therefore, this fast 
RVS technique needs to be verified on failure time with a higher specified fail current 
(IFAIL). This time-to-fail (TFAIL) will include progressive breakdown time as well. So, a 
bending at low percentile is expected which would change TFAIL distribution to non-
Weibull at low percentile. If CVS is employed to produce this non-Weibull TFAIL 
distribution, a very large sample size (~1000) is required. This would be even put more 




       
 
Figure 2.17  (left) Current-time traces during CVS for high-κ nFEts. (Right) Time-to-
breakdown (TBD) distributions with Weibull slope, β ~ 0.8 determined from current time 
traces (left figure) using a breakdown criteria of 1 μA at monitoring condition [118]. 
                                             
Progressive breakdown time has become an essential parameter for accurate 
reliability projection. Hence an appropriate technique is required to characterize 
progressive breakdown time. It will be discussed in chapter 6 that this RVS method can 
be utilized to exclusively characterize progressive breakdown time as well. 
2.7   Chapter Summary 
This chapter summarizes several reliability issues of high-κ/metal gate and SiO2 oxide 
focusing mainly on dielectric breakdown physics. Even though there has been 
considerable performance improvement of this new dielectric material, reliability issues 
such as TDDB, RVS, NBTI, PBTI for the multilayer gate stacks are not well understood 
yet. Hence, reliability seems to act as showstopper for the integration of this new 
dielectric material in future CMOS technology nodes. Therefore, systematic BTI 




breakdown phase and time to fail based on specific failure current would be more 










DEVICE FABRICATION AND ELECTRICAL CHARACTERIZATION 
3.1   Introduction 
This chapter describes the fabrication detail of MOS devices based on TiN/HfO2 gate 
stacks and HfO2-only Metal-Insulator-Metal (MIM) capacitors. The electrical 
characterization techniques performed to study breakdown of the dielectrics are also 
discussed.   
3.2   TiN/HfO2 based MOS Devices Fabrication 
Various deposition process have been attempted to deposit HfO2 thin films. Physical 
methods like e-beam evaporation [120], sputtering [121] in addition to chemical methods 
like anodization [122], atomic layer deposition (ALD) [123-125], and chemical vapor 
deposition [126-127] have been used for the deposition of thin HfO2 films. Chemical 
methods demonstrated more advantages compared to physical methods due to their better 
controllability of growing uniform layers on the substrate and easy composition control. 
Even Though thin HfO2 films are very difficult to synthesize, ALD and MOCVD (metal 
organic CVD) have been found most promising among these chemical processes. In ALD 
process, precursors are given alternately into the deposition chamber. Self-limiting 
heterogeneous reactions take place on the substrate surface. The film grows one 
monolayer at a time and the deposition cycle determines the total thickness of the film.   
For MOCVD, a metal organic compound is used as one of the precursors. An essential 




should have the appropriate physical properties and decomposition characteristics. For 
MOCVD process, a cold wall reactor is used with the precursors being delivered to the 
heated substrate by a carrier gas [128]. Detail description on the MOCVD process has 
been described in the reference [128]. It was found that ALD grown HfO2 films are 
amorphous while MOCVD grown films are more of crystalline structure. Also, the 
amount of interfacial SiO2 is greater in MOCVD grown films compared to ALD films 
[129].  
For the gate stack of TiN/HfO2/SiO2/p-Si considered in this research, HfO2 film 
was deposited by various cycles of atomic layer deposition (ALD) on p-type Si substrate 
(ρ =0.01-0.02 Ohm-cm). For these blanket HfO2 films, oxidation was performed using 
precursors tetrakis (ethylmethylamino) hafnium (TEMAHf, Hf[N(CH3)(C2H5)]4) and O3 
[130]. Wafer temperature was held at 330
0
C while an ALD cycle was being performed. 
An ALD cycle has TEMAHf pulse, inert purge, O3 pulse, and inert purge. To achieve a 
growth rate of 0.08nm/cycle, wafer temperature, reactor pressure, TEMAHf and O3 pulse 
times were constant [131]. As for the HfO2 and substrate interface preparation, differently 
processed interfacial SiO2 layers were grown before HfO2 deposition [132]. Pre and post 
deposition annealing were done at 700
0
C for 60s in NH3. N
+
-ringed nMOS capacitors and 
nMOSFETs were fabricated using the standard CMOS process flow.    
The high-κ based metal-insulator-metal (MIM) capacitors were fabricated with a 
4nm ALD HfO2 (with 10% SiO2) deposited on bottom TiN electrode. As-deposited HfO2 
(or more specifically Hf Silicate) is found to be amorphous and after 500
0
C post 
deposition anneal. Both top and bottom electrodes were deposited by ALD. The root-




measured by atomic force microscopy [133]. For top electrode, TiN/W stacks were 
deposited. The MIM structures used were annealed after deposition at 800
0
C in N2 
ambient for 20s. These Hf-silicate samples changed to crystalline due to the post 






3.2.1 Interfacial Layer Growth 
For SiO2–only gate structure, 2 nm ISSG SiO2 growth was replicated similar to gate stack 
with a 60s post-DA in NH3 at 700
0
C. Interfacial SiO2 was also grown chemically. TiN, 
deposited by ALD, was used for top gate electrode.   
All these state-of-the-art wafer level devices were fabricated at International 
SEMATECH cleanroom facility, Austin, Texas using standard CMOS process flow.  
3.3 Electrical Characterization 
Measurements of the electrical properties, parameters extracted from these measurements 
and control over these parameters lead to stable and high performance MOS devices.  
Bulk oxide and oxide-substrate interface are two major regions of the MOS system.  
Charges in these two regions are undesirable because they adversely affect the device 
performance and stability.  The MOS capacitors and transistors are being used to study 
the electrical characteristics as they have the advantage of simplicity of fabrication and 
analysis.  Following measurements techniques have been employed in characterizing the 







3.3.1  Capacitance-Voltage (C-V) Measurement  
The high frequency (HF) and low frequency (LF) capacitance-Voltage (CV) 
measurements were carried out using HP 4284 at the frequency range of 1 MHz to 100 
Hz. The flatband voltage from this C-V graph has been calculated from NCSU CVC 
program [134]. From C-V measurements on MOS capacitors, important parameters like 
flatband voltage (VFB), interface trap density (Dit), surface potential (ψs) have been 
calculated. Also, C-V curves with double sweep provide hysteresis values.  
3.3.2  Conductance Measurement   
To study slow and fast traps at the oxide/semiconductor interface, it is essential to 
investigate conductance measurements at various frequencies. Hence these conductance 
measurements were carried out at various frequencies using HP4184. The frequencies 
were 1 KHz, 100 KHz, 1 MHz. This was used to measure the interface state density of 



















D Pit   
(3.2) 
 
Where Gm is the conductance measured, Cox is the accumulation capacitance, w is the 





3.3.3 Stress Measurement 
High field stress in gate oxides of MOS devices is known to generate defects such as 
interface states, electron traps, positively charged donor-like states etc. When the defect 
density reaches a critical value, gate oxide goes to catastrophic breakdown. Oxide 
integrity was studied by time-dependent measurements by applying constant bias and 
simultaneously measuring current at different nodes of MOSFET devices.  As the 
constant bias is applied, electrons would flow from cathode to anode contact. Figure 3.1 
shows this schematically with a band diagram of a dual layer gate stack during constant 
voltage stress (CVS) in substrate injection mode. Due to the high field stress, electrons 
travel by direct tunneling through thin interfacial layer and trap-assisted tunneling 










Figure 3.1 Schematic of a band diagram during constant voltage stress (CVS) showing 







3.3.3.1  Constant Voltage Stress. Constant voltage stress (CVS) is implemented by 
applying positive or negative bias on gate while keeping drain, source and substrate 
grounded as shown schematically for a MOSFET in Figure 3.2. During stress, gate 
current is measured to estimate charge by integrating gate current over time as shown in 



















Figure 3.2 Constant voltage stress (CVS) set-up for MOSFET. For time-dependent 
dielectric measurement, source, drain and substrate are grounded and bias voltage is 







The voltage drop across the stack for the applied bias Vg follows the following potential 
balance: 
 
FBstackSg VVV   (3.4) 
 





, VFB  -0.5 V (determined from NCSU CVC program [129]) for high-κ/SiO2 gate 
stack and for SiO2- only capacitors, VFB  -0.7 V were found. For surface potentials 
S (which is b2 ) for gate stack and SiO2-only capacitors were measured 0.95 V and 
0.918 V respectively.  
The band diagram of a MOS structure at flatband with a high-κ dual layer stack is 
shown in Figure 3.3.  As the high-κ gate stacks consist of a thin interfacial SiO2, a thicker 
high-κ layer and metal gate, any applied gate voltage (Vg) will partly drop over the 
interfacial layer and the high-κ, whereas the distribution depends on the physical layer 
thicknesses and the κ-values. At applied bias, the potential distribution across the stack is 


























Here, VOX is the voltage across the gate stack, EH-K and EIL are fields across, TH-K and TIL 
are the physical thickness, and EOTH-K and EOTIL are the effective oxide thickness of 




Figure 3.3  The energy band diagram in flatband condition with Ec the Si conduction 
band, Ev the Si valence band, Ef the semiconductor Fermi level, Ei the intrinsic Fermi 
level, Eg the band gap, φs the semiconductor work function, φm the metal work function, 
φb,1 the potential barrier for the interface and φb,2 for the high-κ, φms the work function 
difference and χ the semiconductor electron affinity. The EOT of the stack is 1.6 nm with 
p-Si substrate, 1 nm interfacial SiO2, 3 nm high-κ dielectric (k = 20, φb,2 = 1.5 eV) and a 
mid gap metal gate electrode. [136]. 
 
 
In case of gate injection (Vg<0) the leakage current is determined by electron 
tunneling through the high-κ and the interfacial layer (Figure 3.4a).  For substrate 
injection (Vg >0), the electrons tunnel through the interfacial layer and just partly (or even 







Figure 3.4  (a) Gate injection: If a negative bias at the gate is applied electrons tunnel 
from the gate electrode through the high-κ and then the interfacial layer. (b) Substrate 
injection: With a positive bias applied electrons tunnel from the Si substrate towards the 
electrode. Already at relative low voltages electrons start to enter the high-κ conduction 
band and tunnel only through the interfacial layer [136]. 
 
 
3.3.3.2  Negative Bias Temperature Instability (NBTI). The basic equation for a p-
channel MOSFET threshold voltage is given by 
 
VT = VFB-2ΦF -│QB│/Cox   (3.7) 
 
where ΦF  = (kT/q)ln(ND/ni), │QB│= (4qKsεoΦFND)
1/2
 and Cox is the oxide capacitance 
per unit area. The other symbols have their usual meaning. The flatband voltage is given 
by  
 
VFB = ΦMS - Qf /Cox - Qit (Φs)/Cox   (3.8) 
 
where Qf is the fixed charge density and Qit the interface trap density. The only 




interface trapped charge density Qit . Either or both of these charge densities are changed 
when negative bias is applied to the gate for long stress times and/or elevated 
temperatures. For NBTI measurements, stress-sense-stress sequence was followed using 
an HP 4145B semiconductor parameter analyzer. 
3.3.3.3  Stress Induced Leakage Current (SILC) Measurement.  SILC has been 
used as a tool for the analysis of the trap generation and breakdown physics of gate 
dielectrics. For oxide thickness less than 6.5 nm, post-stress current though the oxides is a 
steady state signal [47]. Figure 3.5 shows the fresh and post-stress I-V characteristics of 
high-κ nMOS devices stressed in inversion.  The gate current was sensed at low gate 
voltage range (0V to +1.6V) interrupting constant voltage stress.  It can be noted that the 
total gate current Ig,measured = Itunnel + ISILC where the tunneling current is the current 
through the ideal oxides without any traps [137]. The density of neutral electron traps 
increases during stress and a gradual increase in SILC is observed [138]. But the 
tunneling current does not change as the stress continues. In this research, the change in 
gate current after stress compared to before stress current [ (Ig(t)-Ig(0))/Ig(0) ] sensed at 



























Figure 3.5  Fresh and post ramp-stress I-V characteristics for high-κ nMOS devices in 
inversion. Stress voltage was 2.4V and post-stress current measured at low voltage shown 
in the figure was measured after 1000 seconds stress. 
 
3.3.3.4 Differential Resistance. Differential resistance, Rdiff., calculated from the 
SILC data, could be a measure of dielectric degradation [138]. It is defined as Rdiff. = 
ΔVg/ ΔIg. Initial I-V was measured for a low voltage range (for example, 0 to 1.5V) 
before the stress was started and it can be defined as I0. Stress was then interrupted 
periodically to measure current at that same low voltage range and this current can be 
defined as Isense. For each stress time, ΔVg is the difference of the consecutive sense 
voltages and similarly ΔIg is the change in current for that corresponding ΔVg.  Rdiff is 
calculated from these two values of ΔVg and ΔIg. Rdiff drops for the entire sense voltage 
range as the oxide goes into soft breakdown and drops significantly as hard breakdown 







3.3.4 TDDB (Time Dependent Dielectric Breakdown) Measurement 
To study the dielectric breakdown behavior, it is necessary to examine the Time 
Dependent Dielectric Breakdown characteristics. The breakdown time is measured using 
either constant current or constant voltage stress. A breakdown is detected when a 
permanent low resistance path is formed between the cathode and the anode or the stress 
current reaches specified high value of current level. CVS was given in this case and the 
gate current variation with stress time (I-t) was monitored to obtain the time to 
breakdown (TBD). For all three gate stacks considered here, devices were subjected to 
high filed stress during CVS but still below their breakdown voltages. For the gate stack 
with thick high-κ, applied CVS was 5.1 V which is below the break down voltage of the 
gate stack. For MIM-C, VBD was around 3V and CVS was performed at 2.6V. For ISSG 
SiO2-only capacitors, the experimentally measured breakdown field was 17 MV/cm and 
the applied electric field for CVS was 13.75MV/cm (2.2 V). 
The charge to breakdown (QBD) was computed using (3.7). QBD is defined as the 







   
Where tBD is the time to break down and the Ig is the gate current during stress. QBD of 
high-κ/SiO2 interfacial layer, high-κ only and SiO2-only were used as a comparison. The 




(C–V) and leakage current measurements at low voltage using a HP4284A LCR meter 
and a HP 4145 semiconductor parameter analyzer, respectively. 
3.3.5  Weibull Statistics of Time-to-Breakdown  
It is known that time-to-breakdown is a random variable and the distribution of TBD 






tF   
(3.10) 
 
β is the shape parameter or Weibull slope, and η is the scale parameter or characteristic 
life. The measurements were carried out for more than 15 devices in each case to obtain 
the oxide breakdown statistics. The Weibull slope decreases with decreasing thickness, 
reflecting the larger statistical spread in the smaller trap densities required to form a 
breakdown path across thinner oxides [67]. From (3.8), when t = η, then F(t) ~ 0.63. η is 
often referred to as t63%.  An example of a Weibull distribution of the experimental time-
to-fail data has been shown in Figure 3.6. As nMOS capacitors with a thick SiO2 (6.2 nm) 
was stressed and TBD (or TFAIL) was measured based on the fail current (100 μA). It is 
observed that the cumulative failure probability of experimental TBD data (symbols) 
follows Weibull distribution as shown by the line. Maximum likelihood estimation was 
used for parameter extraction. Weibull parameters like characteristic time, η or t63% and 





η = 7110 s
 
Figure 3.6  Weibull distribution of TBD for thick SiO2 nFET capacitors in accumulation.  
Symbols represent experimental TBD data and line is a Weibull fit using maximum 
likelihood estimation (MLE). Weibull slope, β was 2.5 and η (or t63%) was 7110 seconds 
found from the fit. 
 
To explain the method to plot the raw TBD data in the Weibull scale, first the 
breakdown times have been sorted in the ascending order giving a rank to each TBD data 
point from 1 to n, where n is the total population. Then for the lowest TBD data point, 
cumulative failure probability was calculated as F1=1/n, F2=2/n. For the highest TBD data 
point, Fn = 99.99% was chosen instead of 1 (n/n) as failure probability of 100% can not 
be plotted in Weibit scale where Weibit (W) is defined as W ≡ ln[-ln(1-F)].  
3.3.6  Voltage Ramp Stress (VRS) Measurement  
Voltage ramp stress was applied to study gate dielectric integrity. Ramp rate is defined as 
the ratio of voltage step to time step (ΔV/Δt). In the literature, there is confusion 
regarding the selection of ramp rate for ramp voltage study [139]. It was shown that ramp 




rate was too high.  But it was found that this effect was due to larger voltage step, not for 
high ramp rate. Ramp rate can be made faster by reducing the time step. For this work, 
voltage step was chosen as small as 1mV to approximate linear ramp and also to avoid 
granularity effect. For time steps, several values such as 100ms, 10ms and 1ms were 
taken into consideration. Minimum time step was determined by the instrument 
resolution limit. With this voltage and time step combination, it was found that ramp rate 













Figure 3.7  Schematic of voltage ramp stress. Small voltage step was chosen to 
approximate linear ramp and also avoid the granularity effect.     
 
 
From current-voltage (Ig-Vg) curve as shown in Figure 3.8 (a), VFAIL was 
extracted based on the exponential law I=A*exp(BV) [140]. Also, it is worth to mention 
that interpolation was applied to calculate VFAIL for a specific fail current, IFAIL. 
Statistical distribution of VFAIL for high-κ pFETs is shown in Weibit scale (Ln(-Ln(1-F)) 
































Figure 3.8  (a) Fail voltage (VFAIL) was extracted from the Ig-Vg curve based on a 
specific failure current, IFAIL (10μA here), (b) an example of VFAIL distribution for high-κ 
pFETs. Specific failure current was 100 μA in this case as high-κ pFETs show significant 
progressive breakdown phase.  
3.4   Chapter Summary 
This chapter summarizes process information of Hf-based oxides and SiO2-based 












CONSTANT VOLTAGE STRESS AND  
TIME DEPENDENT DIELECTRIC BREAKDOWN (TDDB)  
4.1   Introduction 
In this chapter, we have considered a TiN/HfO2/SiO2/Si gate stack which has an EOT of 
2.6 nm with the physical thickness of 2.1 nm ISSG SiO2 interfacial layer and 3 nm HfO2. 
Details of the device fabrication are provided in chapter 3. This gate stack represents the 
multi-layer structure that can be scaled to an EOT of 1 nm. Individual layers with 
identical process conditions were considered separately. TiN/4nmHfSiO (10% SiO2)/TiN 
metal-insulator-metal capacitor (MIM-C) have been selected for high-κ layer. The reason 
for selecting this capacitor structure (high-κ on metal) is to eliminate the formation of any 
interfacial layer as compared to when deposited on Si. If the high-κ oxide is deposited 
directly on Si substrate, due to the oxygen diffusion to the interface of high-κ and Si, it 
usually forms an interfacial layer between them.TiN/2nm in-situ steam grown SiO2/Si 
MOS capacitors were considered for evaluation of interfacial layer. Four different 
degradation regimes i) Defect generation, (ii) Soft breakdown (SBD), (iii) Progressive 
breakdown (PBD) and (iv) Hard breakdown (HBD) were monitored under constant 
voltage stress (CVS) for HfO2/SiO2 gate stacks.   
The above mentioned four degradation phases were observed in gate current at 
time dependent dielectric breakdown (TDDB) stress voltage. Defect generation phase can 
be studied quantitatively by measuring gate current at low sense voltage. This current is 
called stress-induced leakage current (SILC). SILC behavior was studied by 
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the increase in gate current and differential resistance calculated from SILC. Analysis of 
low voltage SILC (LVSILC) at high stress voltages would help to identify the gate stack 
degradation in terms of trap energy distribution and trap location. Therefore, LVSILC 
was then analyzed in the context of stress and sense voltage dependence. Also, to isolate 
the contribution of interfacial layer (IL) in SILC formation, two structures with same 
high-κ layer but different IL were examined.  
Studying breakdown behavior at room temperature provides some fundamental 
characteristics of the dielectric material. But for practical purposes, circuits would 
operate at considerably higher temperature than room temperature due to the high 
density. Also, high-κ gate stacks show high temperature dependence in SILC and time-to-
breakdown (TBD). Hence, a closer investigation of SILC and TBD at accelerated 
temperature would provide more accurate estimation of these parameters at operating 
condition.           
4.2   Constant Voltage Stress at Room Temperature 
4.2.1   Gate Current Analysis with Stress Time 
Figure 4.1 shows the gate current change with stress time when CVS was applied on 




. Four different 
regimes of degradation can be observed as indicated in the figure (Defect 
















Figure  4.1  Gate current with stress time at CVS (5.1V) at 250C for TiN/HfO2/IL 
(SiO2)/Si under substrate injection. Different degradation phases as trapping, SBD, PBD 
and HBD can be observed. It is important to note that PBD time is observed to be very 
short for this stress condition.  
 
 
  During initial stress period, a gradual decrease in stress current (~19%) was 
observed. It was mostly due to charge trapping in either HfO2 layer or interfacial layer. 
The stress current then becomes noisy, a signature of defect generation. This regime is 
widely known as soft breakdown (SBD). In substrate injection mode, soft breakdown 
starts with the formation of localized conduction path in the interfacial SiO2 layer [141]. 
The process continues further for several hundred seconds. This regime was followed by 
progressive breakdown as shown in the inset of the Figure 4.1 where gate current was 
sharply increasing but noisy pattern of stress current were still visible. Due to aging of the 
percolating path in the gate dielectric, progressive breakdown is observed [141-142]. 
Following the progressive breakdown, an immediate thermal run away (HBD) can be 


























































To analyze the contribution of IL individually, nMOS-C of TiN/2nm ISSG 
SiO2/p-Si is being subjected to constant voltage stress at 2.2V. Three different 
degradation regimes (trap generation, SBD, HBD) are visible as shown in Figure 4.2(a). 
The first 2000s current shows gradual decrease due to the defects like interface traps 
generation. After 2000 sec, complex fluctuations in the gate current can be observed (in 
the inset of Figure 4.2 (a)) which definitely indicates a soft breakdown of this ultra thin 
ISSG SiO2 gate oxide [32, 78].  Soft breakdown typically occurs when a critical number 
of traps form an unstable conducting path between cathode and anode at different 
locations of the dielectric [143]. As the stress continued, energy dissipation of these 
localized areas increases and drives the capacitor into thermal runaway or hard 
breakdown. Figure 4.2(b) shows that during TDDB measurement of ultra thin ISSG SiO2 
a clear soft breakdown was visible within short period of stress, but it rarely reached the 
hard breakdown till 50000 seconds. Gate voltage was used 2.2 V as compared to 5.1 V 
for the gate stack. Ultra thin thermally grown SiO2 showed this type of breakdown 
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Figure 4.2  (a), (b)  Gate current evolution at CVS (2.2V, 25
o
































When CVS was applied on MIM-C (TiN/4nm HfSiO/TiN), a small increase 
(~2.5%) was observed compared to high-κ/IL gate stack until it reached the hard 
breakdown shown in Figure 4.3. The inset of Figure 4.3 shows very minimal change in 
stress current for this MIM-C prior to HBD. Similar breakdown characteristics were also 

















































4.2.2 Analysis with Electric Field Dependence  
The breakdown field across the ISSG SiO2 and that of high-κ gate dielectric can be 
estimated by apply a ramped voltage stress (RVS). Instantaneous increase of Ig by an 
order of magnitude is considered as hard breakdown (HBD).  Figure 4.4 shows I-V 
characteristics for RVS applied on ISSG SiO2 nMOS-C in inversion regime (substrate 
injection). Voltage across oxide, Vox = Vg – VFB - s, where s is the surface potential. 




, VFB  -0.7 V (determined from NCSU CVC 
program [134], and breakdown voltage, VBD  3.0 V, EBD
SiO2
   17 MV/cm, which is 

















Figure  4.4  I-V characteristics under ramped voltage stress (RVS) applied on n+-ringed 
nMOS-C. EBD  17 MV/cm is comparable with the theoretical value of ~ 15 MV/cm. 
 
Figure 4.5 shows breakdown characteristics of MIM capacitor with 4 nm HfSixOy 
(10% SiO2) as insulating material. EBD
HfSiO 
 6.5 MV/cm, which is comparable to the 




















For Hf-silicate,   10 to 15 [145], and for HfO2,   20- 25; hence, EBD
HfO2
 
may be expected to be in the range of 45 MV/cm in our films. This is within the 
theoretical limits of 3.9 to 6.7 MV/cm [144]. This further indicates that the dielectrics 
follow the trends for hard breakdown. The field across ISSG SiO2 seems to severely 

















Figure  4.5  I-V characteristics under RVS applied on HfSixOy (10% SiO2) based MIM 
capacitors. EBD  6.5 MV/cm is comparable with the theoretical value of ~ 7 MV/cm. 
 
It is, therefore clear that the gate stack enters into the SBD mode as the IL enter 
the SBD. The conduction process in high-κ is due to the standard trap assisted tunneling. 
It is possible that the interfacial layer never enters into hard breakdown but the gate stack 
is driven into the hard breakdown regime when the high-κ layer suffers from it as 
evidenced by the MIM-C breakdown characteristics. The progressive breakdown regime 
prior to gate stack hard breakdown is mainly due the degradation state of the interfacial 
layer [141].   
Vg (V)
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4.3   Analysis with Stress-Induced Leakage Current 
To further understand the breakdown process of high-κ/IL structures, stress induced 
leakage current was measured at low gate voltage. SILC represents the defects formation 
in oxide during CVS [146]. For TiN/HfO2/SiO2 (IL)/Si gate stack, due to defect 
generation, gate current increased at low gate voltage (Figure 4.6) when sensed after 
interrupting the applied stress voltage. More than two orders of magnitude increase in 
gate current (Ig) at Vg = 1V clearly defines the soft breakdown regimes in SILC. After 
approximately 513 seconds when hard breakdown occurred, saturation in gate current 
was observed.  
 










































Figure  4.6  Stress induced leakage current (SILC) in TiN/HfO2/IL (SiO2)/Si. These Ig-Vg 
measurements taken at stress intervals show gradual increase in gate current for the 
measured voltage range. Few orders of magnitude increase in Ig is observed from SILC to 
soft breakdown mode.    
 
For the 2nm ISSG SiO2 capacitors (Figure 4.7), soft breakdown was clearly 
observed when gate current was measured within the range of Vg = 0-1.5V. Two orders 
of magnitude gate current increase at Vg = 0.5V indicates a significant conducting path 
formation inside the SiO2 dielectric after soft breakdown. On the other hand, when gate 
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current was measured periodically interrupting stress voltage on MIM-Capacitors, no 
such change in gate current was observed till 2000s. Once the HfO2 dielectric went into 
thermal breakdown or HBD, a sudden increase in Ig (almost 3 to 4 orders of magnitude) 
could be observed (Figure 4.8). SILC is limited in MIM-Capacitors used here compared 
to the ISSG SiO2 capacitors. It is therefore, possible that observed SILC in gate stack is 
mainly due to the increase in gate current because of soft breakdown of the IL. 
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Figure  4.8  Stress induced leakage current (SILC) in TiN/HfO2/TiN MIM-C. Sense 
current did not show any SILC in the form of a gate current increase.   
 
4.3.1 Analysis with Differential Resistance 
Differential resistance, Rdiff (ΔVg/ΔIg), calculated from the SILC data, could be a measure 
of dielectric degradation [141]. Figure 4.9(a) shows gradual decrease of differential 
resistance of the gate stack (high-κ/IL) with stress time. Rdiff drops significantly as the 
oxide goes into soft breakdown and then hard breakdown. It behaves like a conductor 
(low and constant resistance with gate voltage) after HBD. ISSG SiO2 capacitors showed 
decrease in Rdiff (Figure 4.9b) after soft breakdown (measured after 5000s), then after 
hard breakdown it reduces significantly and finally becomes constant. On the contrary, 
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Figure 4.9  Differential resistance of the dielectric for (a) HfO2/IL gate stack; (b) ISSG 
SiO2-only nMOS-C; (c) metal-insulator-metal capacitors. 
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Figure  4.9  Differential resistance of the dielectric for (a) HfO2/IL gate stack; (b) ISSG 
SiO2-only nMOS-C; (c) metal-insulator-metal capacitors (continued). 
 
 
It is, therefore, clearly evident from breakdown, SILC and differential resistance 
that the ISSG interfacial SiO2 enters the soft breakdown mode much earlier and drives the 
gate stack into SBD mode and this initiates the gate stack breakdown process as the field 
across the high-κ layer increases. When the HfO2 layer enters the HBD regime the entire 
gate stack suffers from hard breakdown.  
4.3.2 Voltage dependence of SILC 
In thick oxides (>4 nm), electrical stress-induced defects are mainly located in the bulk of 
the oxides and the stress-induced gate leakage (SILC) is dominated by bulk-trap-assisted 
tunneling and is independent of the size and polarity of sense voltages [147]. It represents 
a direct measure of trap density and thus is adopted as a monitor to assess oxide 
degradation [148]. But for thin dielectrics, use of low voltage SILC or LVSILC for gate 
voltage <1 V is widely used to investigate the stress induced defects at and near the 
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interface [149, 150]. For gate oxide thickness below 3.5 nm and stress voltages below 5 
V, tunneling via interfacial traps created from stress causes SILC [150]. This LVSILC 
can be detected in low gate voltage regime. At the onset of higher sense voltages, this 
effect diminishes. For high-κ/metal gate nMOSFET, SILC during positive bias 
temperature stress (PBT) has drawn a lot of attention [33, 141,151]. The origin of SILC 
such as trap filling, trap creation, trap location or the nature of the traps for this multi-
layer gate stack is still unclear.    
In the previous section, SILC was mainly observed in the thin interfacial layer of 
high-κ gate stacks. A separate SILC study was performed on HfO2-only and SiO2-only 
devices. It was found that SILC was minimal in HfO2-only devices but significantly 
observed for the SiO2 devices [152]. It is also known that the intrinsic trap density in 
high-κ layer is much higher than in the interfacial layer. In a multi-layer gate stack, 
therefore, it is important to evaluate the stress-induced defect generation in the thin 
interfacial layer. SILC behavior of two different gate stacks with identical high-κ layer 
but different interfacial layer thickness has been studied. In addition to the multi-layer 
gate stack, a control device with SiO2/metal gate has been considered. These SiO2 
reference devices were fabricated following identical process conditions as the interfacial 
layer of the high-κ gate stack. Normalized SILC has been defined as ΔIg(ts)/Ig0 = [Ig(ts) - 
Ig0]/Ig0. Here Ig0 and Ig(ts)  are the current density before stress and after time, ts 






4.3.2.1 Stress Voltage Dependence of SILC. Metal gate/high-κ nMOS capacitors 
were subjected to high field stresses in inversion and gate current was measured 
periodically interrupting stress. For each stress voltage Vg,stress, normalized SILC (ΔIg/Ig0) 
was calculated at low sense voltage from Ig-Vg curve measured for all stress intervals. A 
log-log plot of ΔIg/Ig0 with stress time shows power-law dependence for the experimental 
stress time window up to 1000 seconds (Figure 4.10). In this case, power-law exponent 
was found to be 0.66 for all stress voltages. This power law dependence was observed for 










Figure 4.10  Stress voltage dependence of stress-induced leakage current for 




). For all stress voltages, SILC 
follows power law. 
  
 
It was earlier reported that SILC has a power-law dependence on stress time [50], 
and the exponent of the power-law was reported to be 0.5 [152], which led to the 
explanation that trap generation is related to a (hydrogen) diffusion process through the 
 
TiN/HfO2/SiO2/p-Si 

















oxide. For the gate stack considered here, the power-law exponent of 0.66 indicates 
different precursor defects which are oxygen vacancies. 
 
4.3.2.2 Sense Voltage Dependence of SILC. As shown in Figure 4.11, a peak in 
LVSILC is observed at low bias voltage (Vg = 0.3 V and 0.35V) after CVS at 2.4V and 










Figure 4.11  Sense voltage dependence of stress-induced leakage current for 




). Two different constant 
voltage stresses were applied at substrate injection mode. The lines are drawn for visual 




This behavior is mainly because of correspondence of the energy levels of 
electrons in Si conduction band with that of trap energy levels in the interfacial oxide. 
This has been schematically shown above. The trap energy levels in the interfacial layer 
matches with discrete energy levels of electrons in Si channel which could be detected by 
sensing LVSILC. Peak position shifts slightly with increasing stress voltage because of 
























Solid line:   CVS @ 3.5V








An investigation of the SiO2-only device (2 nm ISSG SiO2 nMOS-C) reveals a 
LVSILC behavior that shows a strong sense- voltage dependence (Figure 4.12). The peak 
is observed around Vg=0.6V for this SiO2-only devices. This dominant component is due 
to trap-assisted tunneling through newly generated oxide defects in the SiO2 layer. This 
peak position of the normalized SILC for SiO2-only devices (Vg = 0.6) varies from that of 
high-κ/metal gate stack (Vg = 0.3 or 0.35V). This difference is possible due to their 
thickness (EOT) variation. The similarity in SILC degradation indicates that interfacial 
layer plays a crucial role in the degradation of the gate stack by generating defects in 
short stress time. It was also discussed before that interfacial layer was degrading first in 
the gate stack breakdown process [152-154]. For that purpose, several degradation 
criteria such as gate leakage current characteristics during stress, differential resistance 
measured from SILC data and charge to breakdown were compared. Hence, it can be said 
that defects level located in the interfacial layer originates SILC and subsequently 
degrades gate stack to go into breakdown. 
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Figure 4.12  Sense voltage dependence of stress-induced leakage current for 2 nm SiO2-




) with metal gate. Constant voltage stress was performed 
at substrate injection mode (+2.6V). 
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4.3.3 Normalized SILC Comparison: Varying Interfacial Layer 
Two different gate stacks with identical high-κ (3nm HfO2) have been subjected to same 
constant voltage stress. Both of these gate stacks have ISSG SiO2 layer as interfacial 
layer and thickness were 2.1 nm and 1.1 nm. Figure 4.13 shows current variation of these 
stacks before stress. Due to the total EOT difference, thinner interfacial SiO2 stack shows 
higher leakage current. In addition, because of the interaction between the high-κ and the 
thinner interfacial layer the intrinsic trap density increase in a thinner layer as compared 









Figure 4.13  Before stress current comparison for different interfacial SiO2 layer 
thickness. Both of these gate stacks have 3 nm HfO2 layer. 
 
 
As the normalized SILC growth was analyzed for both gate stacks, devices with 
thinner IL has lower ΔIg/Ig0 as a function of stress time as the current in the fresh device 
was higher (Figure 4.14). But a higher rate of increase (0.66 compared to 0.53) with 
stress time is observed for 2.1 nm SiO2 layer gate stack as compared to 1.1 nm interfacial 
layer. Therefore, even though high-κ layer thickness was same for these two stacks, this 
 






















SILC growth is due to higher defects generation in the thicker interfacial layer. It was 
reported that high-κ layer does not really suffer from SILC where as interfacial oxide 
does degrade [35]. Assuming minimal contribution from high-κ layer one can conclude 
that thicker and better quality oxide degrades at a higher rate due to stress-induced defect 
formation in the interfacial layer. 
 




















Figure 4.14  Normalized SILC comparison varying interfacial layer thickness. Thicker 
interfacial layer (2.1nm) showed more defect generation than thinner IL. High-κ 
thickness was 3 nm for both gate stacks. 
4.4   Charge to Breakdown (QBD) Analysis  
To further ascertain the impact of interfacial layer, the charge-to-breakdown (QBD) 
characteristics were estimated for the individual layers and the gate stack. When MIM-C 
was subjected to CVS with electric field 6.5MV/cm, QBD was observed to 
be 4 24.18 10 /C cm . Separate breakdown study on single ISSG SiO2 layer with 
13.75MV/cm electric field showed a QBD of
7 24.94 10 /C cm . The higher observed QBD 
value is mainly due to substrate injection [154]. Analytically, the leakage current 
characteristics of fresh ISSG SiO2 capacitors show higher density of fixed charges in the 
dielectric. Also, in ultra-thin SiO2, soft breakdown occurs fast whereas hard breakdown 
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takes longer time in most cases [32]. That resulted in a higher QBD when it was subjected 
to constant voltage stress. For the gate stack considered, the calculated breakdown 
charge, QBD was found to be 
3 23.95 10 /C cm
  
with average fields across the interfacial 
layer, E
IL
 ~ 18 MV/cm and high-κ, E
H-κ 
~3.5 MV/cm. The fields were estimated similar 
to the reference [142]. It is known that because of the difference in dielectric constant 
between ISSG SiO2 and HfO2 most of the voltage drop occurs mostly across the ISSG 
SiO2. Figure 4.15 shows QBD distribution with electric filed across the dielectrics for 
MIM capacitor, ISSG SiO2 and high-κ/IL gate stack under substrate injection.   
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Figure  4.15  QBD vs. equivalent electric field for high-κ gate stack, MIM capacitor and 
SiO2-only devices under substrate injection. An agreement is observed for the gate stack 
and SiO2-only devices. 
 
 
A good agreement between gate stack and ISSG SiO2 data for identical interfacial 
layer thickness is visible. This further confirms that the breakdown of ISSG SiO2 layer 
determines the breakdown of the entire gate stack. Additionally, because the interfacial 
layer went into soft breakdown within short period of stress under substrate injection, it 
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immediately caused hard breakdown in high-κ layer subjecting the entire gate stack to 
HBD. 
4.5   Constant Voltage Stress at Elevated Temperature 
Gate stacks with high-κ gate dielectrics with metal gates are typically implemented in 
multiple layers as mentioned earlier in this chapter. It was reported that possible trap 
creation in the interfacial layer dominates the breakdown mechanism in a metal/high-
κ/interfacial layer/Si gate stack when subjected to a constant voltage stress (CVS) at 
room temperature [141, 154]. For accurate estimation of operating voltage extrapolation, 
it is required that time dependent breakdown study be evaluated at an elevated 
temperature. Further understanding of temperature dependence of high-κ/IL gate stack 
can be achieved by investigating the response of the individual layers in the breakdown 
process. Temperature dependence of SiO2 breakdown has been studied extensively [155-
159]. For ultra-thin SiO2, temperature dependence of time to breakdown (TBD) and 
Weibull slope, β was described as thickness effect based on the percolation model [160].  
It has been also suggested by Wu et al. that the strong temperature dependence on ultra 
thin oxides is due to the voltage-dependent defect generation rate [43]. Identical 
mechanism can be considered for the gate stack as the interfacial layer often is SiO2, even 
though the interfacial oxide is not thermally grown. For high-κ gate stack, it has been 
reported that thermochemical breakdown mechanism is the primary degradation 
mechanism at high temperature [161]. Okada et al. [162] also reported that temperature 
dependence of TDDB lifetime in high-κ stacked gate dielectrics depends on the minority 
current through the high-κ dielectric and the trap creation. Along with TBD study on the 
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high-κ/IL gate stack, it is critical to look at the SILC at elevated temperatures because 
both the initial current and the SILC are temperature dependent [151]. The SILC behavior 
of high-κ/SiO2 gate stack has been studied in the literature [151,163]. It has been 
observed that SILC is due to assisted tunneling via trapped positive charges and neutral 
traps generated in the high-κ dielectric layer during stress in gate injection mode [32]. It 
was also reported that for substrate injection the bulk HfO2 trap density is directly related 
to the SILC and at low stress voltage SILC will not be a reliability constraint at room 
temperature. Therefore, for further understanding of breakdown mechanism of high-κ/IL 
gate stack, it is essential to look at the temperature dependence of TBD and SILC of the 
multi-layer gate stack structure as well as the behavior of individual layers.  
In this Chapter, SILC study on high-κ/IL gate stack, IL-only and high-κ-only 
suggests that IL is significantly contributing to stress current in breakdown at elevated 
temperature. In addition, we observe that the Weibull slope, an important parameter for 
the reliability projections, depends on the oxide thickness and the BD distributions 
become broader as oxide thickness decreases [32]. The activation energy of time to BD 
extracted from Weibull distributions show that the defects formation in high-κ layer is 
also contributing to the overall breakdown at high temperature. It was, therefore, 
demonstrated that (i) IL causes higher SILC for the high-κ/IL gate stack at elevated 
temperature for substrate injection, (ii) Weibull slope of TBD increases with temperature 




4.6   Temperature Dependence of SILC 
When ultra thin oxides were subjected to CVS, they showed low voltage SILC due to 
trap-assisted tunneling through positively charged oxide traps and also normalized SILC 
(ΔJ/J0) is proportional to trap density [149]. Figure 4.16 shows the normalized SILC 
increase with stress time in ISSG SiO2-only oxides when sensed in depletion regime 
(Vsense = + 0.6V). Because ΔJ/J0 is proportional to injected charge and follows power-law 
dependence [164], at room temperature, it shows an increase with stress time with an 
exponent of 0.1. Due to enhanced defect creation at higher temperature (50
0
C is the 
investigated temperature here), the normalized SILC has a higher exponent (0.5). It is 
possible that higher SILC at higher temperature is also caused by the temperature 
enhanced conductance via existing traps, which can be seen from the Ig-Vg curve taken at 
room temperature and at a high temperature before stress. But an observed increase in 
SILC with stress time at higher  





















Figure  4.16  Temperature dependent time evolutions of the SILC of TiN/ISSG SiO2 




temperature indicates enhanced trap generation in the oxides.  It can be noted that the 
total gate current Ig, measured = Itunnel + I SILC where the tunneling current is the current 
through the ideal oxides without any traps [137]. The density of neutral electron traps 
increases during stress and a gradual increase in SILC is observed [138]. But the 
tunneling current does not change as the stress continues. The results have considered 
change in measured current (Ig2-Ig1) at two different stress times to account for the change 
in SILC or oxide trap density. For the stress voltage used in the experiment of ISSG 
SiO2–only capacitors (2.2V) and the current density data shown in the stress time range 
(100 sec+), the SILC component is the changing component in leakage current density 
[137]. Therefore, ΔJg accounts for the change in SILC only. 
The high-κ/IL gate stack was then subjected to constant voltage stress at different 







Figure  4.17 (a) Temperature dependent time evolutions of the SILC and (b) Frenkel-
Poole plot for leakage current of TiN/HfO2/ISSG SiO2 nMOS capacitors under substrate 
injection. 
Normalized SILC of this gate stack shows dependence on both stress time and 
temperature. The power exponent increases due to enhanced trap creation in the gate 
stack. The evolution of ΔJ/J0 of the gate stack which has ISSG SiO2 shows similar 
dependence on injected charge and temperature, which indicates a significant increase in 
SILC in the interfacial layer. This observed field and temperature dependence of the 
leakage current in high-κ/IL gate stack may be due to temperature sensitive Frenkel-
Poole (FP) conduction mechanism [165] through the gate stack. As the temperature was 
increased, electrons tunnel through interfacial layer and then conduct through the intrinsic 
traps in HfO2. According to F-P model, the leakage current density, JG and Electric field, 
E has the following relation 
 



























































Where B  is the barrier height or trap depth B  is the Boltzmann constant and T is 
temperature. Figure 5.2b shows a Frenkel-Poole plot (ln (JG/EOX) vs. √(EOX) is straight 
line) of the leakage current through gate stack for electrons injected from the substrate at 
all four observed temperatures. As the barrier height is modulated by the electric filed, 
the emission probability increases, leading to an enhancement in the emission rate and an 
increase in JG.  Because the barrier height has temperature dependence, a slight change in 
the slope can be observed with temperature.  
MIM capacitors show a three orders of magnitude increase in leakage current at 
50 
0
C compared to room temperature when sensed at Vg = 0.6V but was not sensitive to 
the stress time (Figure 4.18) as observed in case of interfacial layer and in the gate stack. 
This indicates minimal defects generation in HfO2 of MIM-C during stress at elevated 
temperature. The increase in stress current in gate stack is, therefore, mostly due to the 
current increase in IL and conduction through intrinsic traps in the high-k layer. It can 
also be noticed that the power law dependence of SILC in SiO2-only capacitors is similar 
to that of the gate stack. Temperature activated defect generation can be explained in 
terms of hydrogen release model that contributes to defect generation and breakdown of 
thin SiO2 as proposed by Ribes et al. [166] based on the multi-vibrational excitation of 
Si-H bonds near Si-SiO2 interface releasing hydrogen. Desorption of hydrogen creates 



























Figure  4.18  Change in leakage current in HfO2 based MIM capacitor with Stress time at 
room temperature and 50
0
C. At Vg = 0.6V sense voltage, leakage current has low 
dependence on stress time. 
 
The gate stack considered here has an interfacial layer consisting of an interfacial 
SiO2 on Si substrate. So, hydrogen release is possible source of defects creation in the 
gate stack during SILC and/or TDDB. Further work needs to be done to provide a 
comprehensive understanding based on a specific degradation mechanism in the high-κ 
layer, especially for MIM capacitors. 
4.7   TDDB: Temperature Dependence 
As TDDB data of the gate stack was analyzed under substrate injection, the 
thermochemical model can be used since this model is useful at low applied field and low 
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(4.2) 
                           
Where TBD is time-to-breakdown; DH0 is the enthalpy of activation for bond breakage,  
is the field acceleration parameter given by the physical parameters; Eox is the externally 
applied electric field and kB is Boltzmann‘s constant. It further shown that ΔH0 and γ 
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Where DH0
*
 is the activation energy in the absence of field and p0 is molecular dipole-
moment component opposite to local field. The temperature dependence on the time-to-







Figure  4.19  Weibull plots of TBD at different temperatures for 3nm HfO2/2.1nm ISSG 
SiO2 capacitors and Arrhenius plot of TBD. 
 
The low Weibull slope, β =1.5 was observed at room temperature from the single 
mode distributions of mostly intrinsic population. The higher β value at elevated 
temperature could be due to temperature sensitive defects and possible redistribution in 
high-κ layer. The activation energy derived from the Arrhenius plot of the 63% value of 
time-to-breakdown. For this HfO2/SiO2 gate stack, DH0 was found to be 0.59eV. 
Yamaguchi et al. [161] also observed activation energies approximately ~0.55eV for 
thermal activation process in high-κ materials and current induced degradation on 
dielectric breakdown. It is known that the trap creation and distribution in high-κ 
materials are highly temperature dependent [168]. Because of temperature enhanced 
detrapping various energy levels are exposed at higher temperatures.  
The MIM capacitors with HfO2-only showed higher temperature dependence as 
we analyze their statistical distribution plots (Figure 4.20).  
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Figure  4.20  Weibit plot of TBD at different temperatures for 4nm HfO2 based MIM 
capacitors and Arrhenius plot of TBD. 
 
The TBD distribution of MIM-C is found to be sensitive to temperature. It can be 
noted that lower electronegativity for Hf (which has electronegativity of 1.3) compared to 
Si (1.8) causes a higher field acceleration parameter of time-to-breakdown for high-κ 
material than Si [169]. The activation energy in the presence of field was found to be 
0.5eV. It is possible that the post deposition anneal at 800
0
C forms a microcrystalline Hf-
silicate in MIM structure [133]. Although, Weibull slope, β is affected by the degree of 
crystallinity of Hf-silicate films, filed acceleration factor γ changes insignificantly. 
Therefore, for qualitative comparison purposes TiN/HfO2/SiO2 and MIM can be 





















Figure  4.21  (a) Weibit plot of TBD at different temperatures for 2nm ISSG SiO2 based 
nMOS capacitor and (b) Arrhenius plot of TBD. 
 
 
Figure 4.21 (a) shows cumulative distribution failure of time to failure (TBD) 
results obtained for different temperature at a given stress voltage Vg = 2.2V for ISSG 
SiO2-only capacitors. The time at which soft breakdown begins was used as the definition 
of device failure for these ultra thin oxides. The Weibull slope was found to be 1.3, 
constant at all observed temperatures. The β value of 1.3 is reported for conventional 
SiO2 [43]. Since no significant temperature dependence of the Weibull slope was 
observed it is believed that trap distribution in ISSG SiO2-only layer did not change 
significantly. The temperature activation energy of 0.38eV was obtained from Arrhenius 
plot (Figure 4.21(b)) for these oxides. This further confirms that the breakdown process 
in these gate stacks depends on both stress induced leakage current and defect creation 
and distribution in the dielectric layers. The low activation energy in ISSG SiO2-only 
layer makes it responsible for initiating the gate stack breakdown at higher temperature. 
2nm ISSG-only nMOS-C 
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The trap distribution in the high-κ layer, on the other hand, contributes to the ultimate 
breakdown of the gate stack when temperature is increased. 
4.8   Chapter Summary 
TDDB characteristics of the gate stack (TiN/HfO2/ISSG SiO2/p-Si) were studied. To 
separate out the contribution of HfO2 and SiO2 layer in gate stack breakdown, MIM-C of 
HfO2 film and ISSG SiO2 capacitors were individually investigated. Both high-κ /IL and 
in-situ steam growth SiO2 based MOS devices showed similar progressive breakdown 
and SILC  degradation, but MIM capacitor showed only the hard breakdown behavior as 
a constant stress current was observed until hard breakdown. Higher SILC growth rate 
was observed for gate stack with thicker interfacial layer (IL) compared to gate stack with 
thinner IL. It can be inferred that discrete levels of trap generation in the interfacial layer 
primarily causes low voltage SILC in metal/high-κ gate stacks and initiates the gate stack 
breakdown. Based on observed I-t, SILC, Rdiff and QBD, it can be concluded that 
breakdown of interfacial layer initiates breakdown of metal gate/high-κ/SiO2/Si gate 
stacks at room temperature.  
TDDB characteristics of the gate stack (TiN/HfO2/ISSG SiO2/p-Si) were also 
studied at elevated temperature. The normalized SILC shows power-law dependence with 
stress time at both room and high temperature. The exponent in power law dependence 
seems to be sensitive to stress temperature. The stress dependent ΔJg/Jg0 and activation 
energy found from Weibull distribution of the time-to-breakdown data show IL initiates 
the gate stack breakdown at higher temperature. The Weibull slope, β increases with 
temperature for the gate stack and HfO2-only MIM capacitors. Therefore, it can be added 
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that the breakdown of the high-κ layer ultimately causes catastrophic breakdown of the 




CORRELATION OF NEGATIVE BIAS TEMPERATURE INSTABILITY 
 AND BREAKDOWN 
5.1   Introduction 
The CMOS devices with HfO2 have shown significant improvement in terms of minority 
carrier mobility and device performance [170]. Recently, various reliability issues for this 
new dielectric stack are getting a lot of attention. Separate studies on Negative Bias 
Temperature Instability (NBTI) and Time Dependent Dielectric Breakdown (TDDB) 
have been performed extensively on high-κ/metal gate stacks [87, 92, 144, 171-175]. All 
these gate stacks are normally multi layer structures with high-k and an interfacial layer 
(IL) of SiO2. Therefore, high-κ layer and IL can contribute differently to any stress-
induced degradation depending on various parameters such as quality, thickness.   
It was explained using physics based model that the change in threshold voltage, 
ΔVth during NBTI is predominantly due to depassivation of Si-H bonds at the oxide/Si 
interface [172]. The subsequent diffusion of hydrogen also generates defects in the bulk 
of the dielectrics in addition to leaving behind a positively charged interface defect. In 
another model, based on dispersive transport of protons (H
+
) in the gate stack, it is 
suggested that hydrogen from the interstitials near the Si/SiO2 interface diffuses into the 
gate stack and induces over coordinated oxygen centers [173]. Besides, because of the 
interaction of high-κ with the IL which contributes to additional defect formation in IL 
[176], the SiO2 IL in gate stack may exhibit harsher degradation kinetics during NBTI as 




hand, bulk defects are generated in both the high-κ and IL-SiO2 prior to dielectric 
breakdown. When the traps start to overlap, it results in a conduction path formation that 
leads to soft breakdown (SBD) in high-κ gate stack [87]. As the stress continues, 
successive SBDs are created in the device that results in hard breakdown (HBD) of the 
gate stack. It was reported that defect generation in the IL-SiO2 is the main cause of the 
conduction path formation and hard breakdown of the entire gate stack [177].  In any 
case, a constant voltage stress is applied in inversion mode at elevated temperatures and 
at room temperature for NBTI and for TDDB respectively. Defects generation process 
leads to threshold voltage variation in NBTI and in case of TDDB the dielectric breaks 
down when the number of defects reached a required level (Nbd). When the TDDB is 
performed at an elevated temperature the breakdown process is accelerated because of the 
temperature dependence of Nbd [162]. 
But there are very few reports exist on the correlation of these very important 
reliability issues.  In case of NO-oxynitrides, Tsujikawa et al. [178] demonstrated the 
generation of bulk charge traps in the gate dielectrics during NBTI due to hydrogen 
atoms released from the interface and further demonstrated using stress induced leakage 
current (SILC) and TDDB that the same mechanism is responsible for both NBTI and 
TDDB in pMOSFETS. For high-κ gate stacks, Okada et al. has discussed TDDB and BTI 
reliabilities based on the impact of the intrinsic traps in high-κ layer [179]. The quality of 
high-κ layer and interfacial layer not only contributes to the different intrinsic defect 
formation but also responds to the degradation techniques differently [180]. Therefore, 
the nature of intrinsic defects can significantly impact the mechanism of NBTI and 




imperative that the different combination of high-κ and IL needs to be studied to draw 
definite conclusions. Besides, it is also important to resolve whether the high-κ layer of 
interfacial layer is the weak-link for both the techniques. In this chapter, multiple gate 
stacks have been considered with different combinations of high-κ and interfacial layer 
thickness and process conditions to establish a direct correlation between the type of 
defects created by NBTI and TDDB. We have also performed TDDB measurements at 
elevated temperatures to evaluate the type of defect formation.  It was also observed that 
both NBTI degradation and TDDB depend mostly on the quality and thickness of the 
interfacial layer.    







TiN/HfO2/SiO2/Si gate stacks were used for this study (Figure 5.1). The list of 
various splits considered here is included in Table 7.1. For some samples, 2.1 in-situ 
steam grown (ISSG) interfacial layer (IL) was grown first on Si substrate, and then 
etched back to 1.1 and 0.7 nm. For some other devices, chemical SiO2 oxide (Chem_O) 
of thickness (1.1 nm) was also used as IL. Two different interfacial layers, processed at 
different conditions (ISSG and Chem_O), were used to implement different quality of the 
IL oxide as it was reported earlier that ISSG oxide is of better quality than Chem_O in 





























nm) was deposited by ALD method using TEMA (Hf[N(CH3)(C2H5)]4) precursors and 
O3 oxidation [130]. For the gate electrode, a 10 nm TiN metal gate was deposited by 
ALD at 530
0
C. The deposition rate of TiN film was 1.2 Ǻ/cycle for this process 
condition. n+ poly silicon was then deposited on top of TiN layer. All pMOSFETs were 
fabricated using standard CMOS process flow which included 1000
0
C dopant activation 
and forming gas anneals. Pre-deposition surface treatment by annealing in NH3 ambient 
at 700
0
C for 60s was done for all sample types. Also 60s Post-DA has been carried away 
in NH3 at 700
0
C. For NBTI and breakdown electrical measurements, stress-sense-stress 
sequence was followed using an HP 4145B semiconductor parameter analyzer. 








Figure  5.1  Schematic of the gate stack of TiN/HfO2/SiO2/n-Si.   
5.2 NBTI Degradation with Time and Temperature 
Figure 5.2 shows NBTI time evolution for various stress voltages. The room temperature 
data in Figure 5.2(a) suggests that the time dependence of ΔVth follows a power law with 
an exponent value n of ~0.1 for the measured time range. The low exponent value is 






3 or 5 nm ALD HfO2
SiO2 (ISSG or ChemO)




layer. Exponent values ~0.1 was also observed during NBTI for multi-layer high-κ gate 
stacks [181-182]. It can be further explained by initial charge trapping at the trap sites in 
the early stage of stress, especially due to hole capture at these sites [179, 181- 182]. 
Also, this time exponent did not vary with the applied stress voltages, which further 
confirms similar degradation mechanism for all applied voltages. The threshold voltage 
was determined from the linear drain current IDLIN.  For the 125
o
C temperature, the time 
exponent value was found to be 0.14< n <0.16.  The n value (~0.16) is consistent with 
that of the conventional SiO2 devices, predicted by the reaction-diffusion model for 
longer stress times [99]. Since the exponent, n represents the defect generation rate in the 
dielectric the variation from 0.1 and 0.16 for room temperature and 125
0
C respectively in 
Figure 5.2(a) and 2(b) clearly shows the temperature dependence. As this gate stack has a 
SiO2 (ISSG) interfacial layer between HfO2 and silicon substrate, it is possible that this 
ΔVth is mostly due to the generation of NBTI induced interface trap density, Nit and bulk 
traps created by holes or hydrogen-related species diffusion in the IL as well as high-κ 
layer [182]. A higher slope was expected (~0.25) if the change in threshold voltage, ΔVth 
was only due to change in interface states [179]. The ΔVth variation clearly indicates 
positive charge trapping which can occur in both the interfacial layer as well as high-κ 
layer. It is known that the occupied deep gap states due to neutral and positively charged 
















  (a)       (b) 
Figure 5.2  NBTI Time evolutions of gate stack (2.6nm HfO2/1.1 nm ISSG SiO2) for 
various gate stress voltages at (a) room temperature and (b) 125
0
 C. The degradation rate 
(power-law exponent, n) is independent of the applied bias. A comparatively low n was 
observed for these high-κ gate stacks. 
5.3 Time-to-Breakdown Comparison during NBTI and TDDB  
To make a comparison study of time to breakdown, the time required to 10% increase of 
ΔVth was defined as TBD during NBTI. Time-to-breakdown, observed from both NBTI 
and TDDB was also recorded at various temperatures for gate injection mode as shown in 
Figure 5.3(a). Because of the higher defect generation rate at elevated temperature, an 
accelerated breakdown was observed for both the case for the measured temperature 
ranges. It can be mentioned that for the HfO2/SiO2 gate stack, an increase in Weibull 
slope, derived from statistical distribution of TBD, was also observed with increase in 
temperature [183]. For both cases gradual degradation process was observed and 
temperature seems to be a key factor in enhancing the degradation process. Two major 
models, field-driven E and fluence-driven 1/E, explain field and temperature dependence 

















































of dielectric degradation during TDDB and seems to be complimentary [184]. The 
mechanism that contributes to defect generation and trapping due to both the techniques 
is mainly due the injection of high energy electrons from the cathode (gate in both cases) 
that generate a positive species, either holes or hydrogen-related species near the anode 
(substrate-IL interface) (Figure 5.3(b)). These positive species degrades the interface and 
create bulk traps in the interfacial layer as well as in high-κ layer. As a consequence 
field-induced degradation can be significant. This is similar to SiO2 but the injection 
probability increases due to lower barrier height of high-κ layer during gate injection 
[185]. Even though TDDB is ―percolation path‖ driven, i.e. bulk trap generation must 
necessarily occur to a certain extent before TDDB could happen, during TDDB, high-κ 
has a faster defect generation rate than IL, but the gate stack does not go into breakdown 
until the defects in the IL completes the percolation path from gate to substrate. Bulk 
traps generation do occur during TDDB and NBTI, but NBTI helps to isolate the defects 
created at the interface and interfacial layer which are crucial factor for determining 
complete gate stack breakdown. The identical degradation trend in both the cases as a 
function of temperature in Figure 5.3 (a), therefore, suggests that the origin of defects 



























Figure 5.3  (a) TBD (defined as, time for 10% increase in threshold voltage during NBTI) 
(triangles) and time-to-breakdown (squares)  during TDDB at various temperatures show 
similar degradation trend  and (b) shows the energy band diagram to depict the process of 
































































































5.4   Activation Energy of  ΔVth and SILC 
To evaluate the temperature dependence of NBTI and TDDB, we further estimated the 
activation energies of defects created during both the degradation process. Figure 5.4 (a) 
shows the activation energy (Ea) extracted from NBTI measurements performed on 
various samples with different high-κ thickness and IL. The defects generated are typical 
of the Frenkel-pair with Vo
++
 [186]. Gate stacks with 3 nm and 5 nm HfO2 and identical 
chemical oxide IL have demonstrated almost same Ea (around 0.07 eV). But when Ea of 
the gate stacks of chemical oxide and ISSG IL with identical high-κ (3 nm ALD HfO2) 
were compared a difference in the activation energy is observed. This lower Ea of 
chemical oxide IL (0.07 eV) compared to ISSG IL (0.09 eV) indicates defect types and 
concentration in the interfacial layer can be different i.e. the quality of IL plays an 
important role. Degraeve et al [187] also suggested that NBTI degradation in high-κ gate 
stacks is dominated by the interface layer quality and it does not depend on the high-κ 
composition, thickness or quality. In addition, suppression of electron current during gate 
injection towards silicon substrate beyond the SiO2 interface layer by a high quality 
interfacial layer is considered for NBTI improvement [186]. The inferior quality of the 
chemical oxide also tends to dominate the defect generation process and type of defect 
creation in the gate stack. Therefore it is found that Ea depends on the quality of the 
interfacial layer and independent of the high-κ thickness. Activation energies in this 
range were also obtained by Neugroschel et al during NBTI [109]. Stress induced leakage 
current (SILC), measured during TDDB at gate injection mode also demonstrates similar 
temperature dependence. Figure 5.4(b) shows the activation energies extracted from 




NBTI of  ALD HfO2/ SiO2 pMOSFET
 after 1000s stress;

















HK/IL (1.1 nm): Ea
SILC measurements were performed during the temperature dependent breakdown study. 
The chemical oxide IL devices show lower Ea compared to ISSG IL. It is important to 
note that the activation energies are comparable for both ΔVth and SILC i.e. for NBTI and 
TDDB. Since the SILC measurements were performed independently during TDDB 
study the major contribution of the measured SILC should be from the generation of 
conducting defects during TDDB stress. During gate injection TDDB, a power law 








(a)       (b)  
Figure 5.4  Activation energies of threshold voltage change during NBTI for three 
different gate stacks with 3 and 5 nm high-κ thicknesses and 1.1 nm IL (a). Two of the 
devices had Chemical Oxide as IL and the third had ISSG oxide as IL. The gate stack 
with ISSG SiO2 IL shows the impact of the quality of the IL (higher Ea). (b) Activation 
energies of SILC during TDDB of same gate stack. Similar observation can be made 
from Ea of SILC. 
 
The positive charge build up due to NBTI would saturate SILC which was not 
observed. So, this gate current increase is due to newly generated defects in the oxide. As 
defects, created during stress, contribute to both ΔVth and SILC, it is further confirmed 
Ea ~ 0.088 eV
Ea ~ 0.072eV



























that NBTI degradation and TDDB degradation processes are originating due to similar 
types of defects. 
5.5   NBTI and TDDB Dependence on IL Thickness 
Both time-to-breakdown (t63%) and threshold voltage shift due to NBTI were measured 
for three different gate stacks with same high-κ layer (~3 nm) but with different SiO2 IL 
(ISSG) thicknesses, as shown in Figure 5.5. The IL thicknesses considered here were 0.7, 
1.1 and 2.1 nm and the gate voltage was -1.6 volt.  The gate stack with thicker IL (2.1 
nm) showed low ΔVth indicating a reduced NBTI degradation. As the field across thinner 
IL was higher, the net defect concentration tends to be higher after NBT stress. 
Consequently a higher ΔVth was observed for thinner IL. Additionally, if we assume that 
in all cases the contribution from interfacial defects is identical then the defect density in 
the interfacial layer increases because of NBTI as the thickness goes down. So, in terms 
of NBTI behavior, gate stacks with higher EOT showed lower degradation. Similar trends 
were also observed for breakdown characteristics. It can be observed that as EOT 
increases (2.1 nm IL), failure time increases due to the decrease in the gate leakage 
current. For these gate stacks as the interfacial layer thickness increases, the IL 
breakdown field, EBD
IL
 increases but the high-κ breakdown field, EBD
HK
 is reduced for 
same high-κ thickness [180]. Also, it was found that the breakdown field, Ebd
IL 
depends 
on the quality of the interfacial layer [180]. IL controls the breakdown and the thicker the 
IL, longer is the time-to-breakdown. So, better quality interfacial layer increases time to 
breakdown. The similar effect of IL scaling on TDDB failure distribution was also 












Figure 5.5  Threshold voltage change and time to breakdown for a 3nm HfO2 gate stack. 
Three different SiO2 IL (ISSG) were used (0.7, 1.1 and 2.1 nm). Gate stacks with lower 
EOT showed similar maximum degradation in both NBTI and TDDB domain. 
 
It is known that the quality of the interfacial layer degrades slightly with decrease 
in thickness because of oxygen exchange between high-κ layer and IL [190]. As 
discussed earlier, during stress the thinner IL degrades rapidly as compared to thicker IL 
[188]. 2.1 nm IL, therefore, showed longer TBD due to its improved quality over other IL 
oxides. This suggests that the origins of the traps contributing to NBTI and TDDB are 
mostly dominated by the interfacial layer. 
5.6   NBTI and TDDB Dependence on High-κ Layer Thickness 
To evaluate the contribution of bulk traps in the high-κ layer, gate stacks with different 
high-κ thickness were subjected to NBTI stress. HfO2 thicknesses of 2.6nm, 3nm and 
5nm were used with the same 1.1 nm ISSG SiO2 interfacial layer. Figure 5.6 shows HfO2 
Gate stacks: 3nm HfO2/IL






































thickness dependence of the threshold voltage shift measured after 1000 seconds of stress 
at two different voltages.  
As ΔVth is dependent on the trapped charges in the IL and high-κ layer in addition 
to interface, the initial jump of from 2.6nm to 3 nm after 1000 seconds of stress (Figure 
5.6) suggests that the charge trapping was also taking place in the high-κ layer.    
 







Figure 5.6  HfO2 thickness dependence of the threshold voltage shift measured after 
1000 seconds of stress. For this NBTI measurement, Vg was -2 and -1.6 V. The 
contribution of the bulk oxide layer is observed through charge trapping in that layer. 
 
As the thickness of the high-κ layer increases, the rate of charge trapping reduces 
even though ΔVth showed a moderate increase for 5nm HfO2. It is well known that the 
intrinsic defect density in HfO2 decreases when its thickness increases. As discussed 
earlier, it is mostly attributed to exchange of oxygen vacancies between the high-κ layer 
and IL [190]. If we assume uniform defect generation at the interface i.e. 1.1nm IL, the 
charge trapping in high-κ layer mostly followed the intrinsic defect distribution trends. 













































TDDB seem to be confined to the interface and in the interfacial layer. Under the gate 
injection mode, it is known that either hydrogen species or hole injection from the anode 
is responsible for interface and bulk defect creation during constant voltage stress. Defect 
creation and charge trapping in the interfacial layer mostly controls the breakdown 
process and threshold voltage shift during NBTI. For high temperatures stress the nature 
of defects seems to be related. 
5.7   Chapter Summary 
NBTI and TDDB reliabilities in HfO2/SiO2 gate stacks have been discussed. A 
quantitative agreement was observed for the activation energies for threshold voltage 
change and SILC. The quality and thickness variation of the IL causes similar 
degradation both on NBTI and TDDB indicating that these two reliability issues are due 
to identical defect types present in the IL. Based on the observed results, it can be further 
concluded that the interfacial layer plays the key role in NBTI and TDDB degradation for 





PROGRESSIVE BREAKDOWN AND NON-WEIBULL FAILURE 
DISTRIBUTION OF HIGH-Κ DIELECTRIC BY RAMP VOLTAGE STRESS 
6.1   Introduction 
 
In Chapter 4, breakdown behavior of high-κ gate stacks was discussed in terms of soft, 
progressive and hard breakdown. Soft breakdown or 1
st
 breakdown was used to define 
time-to-breakdown (TBD). Constant voltage stress was applied to investigate statistical 
distribution of TBD for small sample size. Because the statistical distribution of TBD 
followed Weibull distribution, large sample size was not required. But it is known that 
static random access memory (SRAM) failure can be predicted by the realistic TDDB 
model based on gate leakage current (IFAIL) rather than the conventional first breakdown 
(BD) criterion [119]. Therefore, the relevant failure distributions (FFAIL) at IFAIL are non-
Weibull including the progressive breakdown (PBD) phase for thin SiO2 oxides and high-
κ/metal gate (HKMG) dielectrics. However, conventional constant voltage stress (CVS) 
measurements are time consuming for non-Weibull statistics.  On the other hand, 
although voltage ramp stress (VRS) technique has been known for a long time, it has only 
been used in the context of Weibull distributions associated with first BD definition [118, 
191-192].  In this chapter, the PBD phase and non-Weibull final failure distributions of 
multi layer high-κ and SiO2 gate dielectric were investigated by VRS technique. A new 
hybrid two-stage CVS/VRS methodology was developed to exclusively evaluate the PBD 
phase. Then, the VRS technique was applied to investigate the non-Weibull failure 
distribution at a specified current (IFAIL) with large sample-size (~ 1000) experiments.  




both cases in comparison with the conventional CVS technique, thus demonstrates that 
VRS is an effective technique to replace the CVS technique for investigation of post-BD 
and non-Weibull statistics in both SiO2 and high-κ dielectrics.  
6.2   Experimental Setup 
High-κ/metal gate (HK/MG) devices used here with Hafnium based dielectrics and 
interfacial layer of SiO2 (chemical oxide) were fabricated using conventional CMOS 
process flow on SOI substrate. The high-κ gate stacks had an interfacial layer of ~1.0nm 
thickness and high-κ layer thickness of <2.5nm. For ultra-thin SiO2, rapid thermal 
oxidation (RTO) followed by remote plasma nitridation was applied. Thickness of this 
ultra-thin oxide was 1.1nm. For electrical measurements, both VRS and CVS were 
performed at 140
0
C. Unit pFET devices were connected in parallel to construct large area 
test structures.  
Here a hybrid 2 step stresses were developed to investigate specifically PBD 
phase. The concept of 2 stage breakdown naming partial and complete breakdown during 
Fowler-Nordheim (F-N) stress was reported earlier [193]. The partial breakdown was 
termed as B-SILC and Ohmic conduction was called as complete breakdown. Based on 
this concept, Linder et al., has developed 2-stage stress both by CVS to study oxide 
degradation rate [194]. For the new hybrid two-stage stress introduced in this chapter, a 
higher constant voltage was applied at the first stage with a low current compliance to 
arrest breakdown. This low current compliance would prevent the oxide to go into 
progressive breakdown. Then at second stage, ramp voltage was applied with a specified 




of 2μA was applied to arrest BD as shown in Figure 6.1 (a). High gate voltage of 2.8V 
was used in 1
st
 stage to reduce 1
st
 BD time. Once BD was detected, these devices were 















Figure 6.1  Hybrid two-stage VRS technique. (a) at first stage, BD was detected by CVS 
with a low current compliance (here 2 μA). For 2nd stage those samples were either 
subjected to (b) VRS to extract VPBD or (c) CVS  for direct TPBD measurements with a 
specified fail current (200 μA). 
 
It was shown earlier that post soft breakdown gate current exhibits exponential 










contact describes that the experimental post-SBD current can be fitted by exponential law 
I=A*exp(BV). Here VPBD was extracted based on this exponential relation of progressive 
breakdown current and voltage. For comparison purpose, CVS was also carried out 
separately to directly measure TPBD on the samples which were intrinsically broken at 1st 
stage shown in Figure 6.1c. 
6.3   Conversion from Voltage Domain to Time Domain  
Three different acceleration models have been considered first to demonstrate that this 
methodology is independent of the acceleration models for a narrow projection voltage 
window closer to VPBD at 63% failure percentile.    




















 D   
(6.1) 
 
Here AF (Vi, VREF) is the acceleration factor which depends on the acceleration model. 









For Power-law model:  n
GBD VT
  [195]. V  or VREF is the desired reference-
voltage for its corresponding TBD distribution after conversion and n is the power law 











, .  Substituting 






















t   
(6.2) 
 
The conversion between VBD and TBD for other two models can be derived based on the 
corresponding acceleration models [30, 192, 196-197]. 
For Exponential law of field or voltage:         
 




For Exponential law of reciprocal field or voltage dependence:  
 
 OXEBD EGT /exp   (6.5) 
 
   
Or, it‘s alternative form,  GVBD VCT /exp . 
    1expexp
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 , n and C are the voltage acceleration factors for the respective models and they can be 
determined from TBD measurements at different voltages. 
Now, the equations above are described in terms of 1
st
 breakdown (BD). If 
equation 6.2 is carefully looked at, converted TBD is basically integration of time steps 







,D ]. Hence, this conversion is valid 
for VFAIL to TFAIL conversion. Also, it is known that TFAIL = TBD + TPBD as shown in 
Figure 6.2. If both TBD and TFAIL can be converted based on the above equations, same 
concept would allow TPBD conversion if appropriate acceleration parameters are taken 








































































Figure 6.2  Typical stress current evolutions with time for high-κ/metal gate dielectrics.    
TFAIL is summation of time to 1
st
 breakdown (TBD) and progressive breakdown time 
(TPBD).  
 
As it was discussed in the previous section, VPBD was extracted based on the 
exponential relation of progressive breakdown current and voltage shown in Figure 6.1 
(b). Then the extracted VPBD distribution has been converted to TPBD distribution based on 
the equations described above. Figure 6.3 shows this conversion of a steeper VPBD 
distribution converted to a much shallower TPBD distribution. This conversion requires a 
relevant voltage acceleration model. Three existing models for BD have been applied. 




 , dotted line for exponential model: 
)exp(~ VTPBD  and the dashed line for 1/V model: )/exp(~ VCTPBD  have been used for 
the conversion. The corresponding acceleration factors n,  and C are 37.6, 16.795 1/V 
and 84.3V were determined from CVS TPBD data. The conversion between VBD and TBD 







good agreement is observed for direct TPBD from CVS and converted TPBD from VRS for 
all three models. This is because the projected voltage, 2.1 V is close to VPBD,63% which is 
2.51V (not shown here). Differences would be visible between different models if the 










Figure 6.3 Conversion of VPBD to TPBD distribution. Symbols represent TPBD data from 
CVS stress. Very steep VPBD distribution is translated to shallow TPBD distribution due to 
the exponential dependence of TPBD on VPBD. Three popular models as power-law (solid 
line), exponential (dotted line) and 1/V model (dashed line) have been used as 
acceleration model for conversion. The TPBD converted from VPBD for a reference voltage 
of 2.1V agrees quite reasonably irrespective of the choice of the model. The variations 
among different models would be visible for a larger time window.      
 
It has been clarified before choosing one of the three models that either one is 
applicable for a limited projection window. Also, it has been reported earlier that voltage 
scaling of progressive breakdown time of ultra-thin gate oxide can be modeled by a 







 [198]. Hence power-law model has been used 





It was found that voltage acceleration (n) can be derived from either VPBD,63% of 













PBDVR   have been used. From 
VRS, n was found to be 37.48 and from CVS it was 37.79. Hence both methods yield 
values which are within statistical uncertainty as shown in Figure 6.4(a) and (b). 
Although for VRS, difficulties lie in selecting the range of practical ramp rates. As it is 
known that ramp rate is ΔV/Δt volt/sec. If ΔV is made too large to make ramp rate very 
fast, then the granularity effect would diverge the converted distribution from actual 
distribution. The other way to get faster ramp rate is low time step, Δt. But the resolution 
range of the measuring instrument sets the limit here. To expand the ramp rate in the 
slower region (assuming Δt = 1s) would be time consuming attenuating the benefit of fast 
VRS technique. For figure 6.4(b), ΔV was always fixed at 1mV and Δt was varied from 








Figure 6.4 (a) Voltage acceleration derived from CVS/PBD (b) from VRS/PBD show 
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Figure 6.4 (a) Voltage acceleration derived from CVS/PBD (b) from VRS/PBD show 






   and 






PBDVR   have been used (continued). 
6.4   Progressive Breakdown Time by VRS 
To characterize time-to-progressive breakdown (TPBD) with this hybrid method, detection 
of 1st BD at the first stage is very critical. This issue can be discussed in the context of 
ultra-thin dielectric in a pFET in inversion. When pFET devices are stressed by CVS, 
background tunneling current and stress-induced leakage current (SILC) due to the 
generation of defects make gate current very noisy and can easily mask the formation of 
1st BD (Figure 6.4). As the gate currents of ultra-thin pFETs were plotted in Log-Lin 
scale, some devices show spike in gate current within very short period of stress (<10s). 
So, it becomes challenging to fix a low current compliance which could arrest BD at first 
stage invariably on a large sample size. If the stress current of pFET devices (Figure 6.5) 
is compared to nFETs (Figure 6.1c) of identical oxide thickness and device dimensions, 
























Figure 6.5  1
st
 BD detection difficulties in ultra-thin oxide pFETs. The noise in early 
stress time seen in this figure would impede to fix a low current compliance level for 1
st
 
stage of the hybrid stress method.   
 
It is known that there is a fundamental difference in the progressive breakdown 
phase for ultra thin n- and pFETs. For nFETs, progressive breakdown is a local 
degradation phenomenon where one single spot grows until catastrophic breakdown 
occurs. In case of pFETs, multiple BD spots compete during progressive breakdown 
phase [199]. VRS method would estimate TPBD regardless of how PBD is evolving in n- 
and pFETs. But for this method to characterize PBD time, arresting breakdown at 1st 
stage is a prerequisite. If 1
st
 stage stress was stopped on some samples even before a 
single BD was formed, then TPBD at the second stage for those samples would be 
summation of (TPBD + part of TBD). Because of this limitation, TPBD work was studied on 
ultra thin nFET devices only. It is worth to mention that this is true for PBD time only, 




Historically, it is known that thick oxide (>3nm) shows a sudden hard breakdown 
at TDDB stress voltage. Hence, it is assumed that PBD phase does not exist for thick 
oxide. This is merely due to the fact that thick oxide has a very short progressive 
breakdown time compared to 1
st
 breakdown time and detection of that TPBD depends on 
the time resolution of the test set-up at the stress bias. In this scenario, hybrid VRS 
technique can separate the two BD phase if the stress bias and current compliance at the 
first stage are chosen carefully. A very short PBD phase was observed specially at high 
bias for this 6.2 nm SiO2 dielectric. Figure 6.6 shows statistical distribution of 







Figure 6.6   Comparison of residual times (TPBD) for thick (6.2nm) oxide. These devices 
were intrinsically broken at 7V at 1
st
 stage. For PBD phase or 2
nd
 stage, Vref was also 7V.  
 
This method was then applied on thick oxide (2.4nm) pFETs in accumulation. 
Second stage ramp was performed for three different ramp rates ranging from 1V/s to 
10mV/s. VPBD from VRS was converted to TPBD (lines) and compared to the directly 




three different ramp rates Figure 6.7 (a). The results also include different reference 








(a)                              (b) 
Figure 6.7 Comparison of residual times (TPBD) for (a) thick oxide, 2.4nm, (b) thin oxide, 
1.1nm SiO2. An excellent agreement between CVS/TPBD and VRS/TPBD can be observed 
for different reference voltages and 100 μA fail current. 
 
As it was discussed earlier, for ultra-thin (1.1nm), only nFETs have been studied. 
Comparable TPBD were also obtained for ultra-thin oxide based on 100 μA fail current 
during PBD phase and a non-Weibull distribution is observed (Figure 6.7 b). It is worth 
to mention that similar failure current dependence of Time-to-PBD (TPBD) is observed for 
both VRS and CVS for this thin (1.1nm) oxide (Figure 6.8) which indicates that these 
two mechanisms are essentially equivalent. Also, as IFAIL was increased from 8μA to 
100μA, TPBD significantly increases at low percentile, a clear signature of post-BD 
characteristics since 1
st
















Figure 6.8  Similar failure current dependence of Time-to-PBD (TPBD) is observed for 
both VRS and CVS for thin (1.1nm) SiO2. 
 
For High-κ/IL gate stacks, existence of progressive breakdown is still a 
controversial topic. There are reports of the evidence of PBD [141, 200]. The fast VRS 
method was able to characterize TPBD (and residual time). Figure 6.9 shows the results of 
the hybrid two-stage VRS technique for the high-κ/IL gate stacks in comparison with 
CVS technique. The VRS results also yield very shallow distribution of residual time (or 
PBD time) which is the unique characteristics (β<<1) of post-BD found for high-κ/IL 

















Figure 6.9  Comparison of residual times (TRES) of high-κ/IL dielectric pFET in 
inversion at 125
0
C. Constant voltage of -3.1V was used in the first step. 
6.5   Area Independence of Progressive Breakdown Voltage 
It has been reported earlier in the literature that ultra-thin nFETs show single spot 
breakdown and that spot grows during progressive breakdown phase [201]. Therefore, 
TPBD measured by conventional CVS method is independent of device area as it is a 
localized degradation phenomenon. For multiple breakdown events (found in ultra-thin 
pFETs) rather than single spot growth during PBD phase, the likelihood of breakdown 
events would be higher for large area devices. Hence TPBD would show area dependence.  
In this work, progressive breakdown voltage (VPBD) was measured during second 
stage ramp for three different areas from 0.01216 to 0.608 μm
2 
(2x to 100x). These larger 
area structures are made by connecting parallel array of unit cells of 0.00608 μm
2 
(equivalent to 1x). It was found that VPBD for these nFETs is also area independent shown 
in Figure 6.10. This is similar to the results mentioned above about area independent 






during progressive breakdown phase of ultra-thin nFETs by producing area independent 










Figure 6.10  VPBD distributions of ultra-thin oxides extracted during 2
nd
 stage of hybrid 
stress. Three different area nFETs (2x to 100x, where x is 0.00608 μm
2
) were 
investigated. Area independence of VPBD indicates single spot BD during PBD phase. 
 
   The results observed here clearly demonstrate that the BD defects created by CVS 
and VRS techniques in post-BD phase share a common origin similar to the equivalence 
of VRS and CVS in the first BD phase [118, 191-192]. It has been suggested that 
extrinsic samples exhibit the same post-BD characteristics as intrinsic BD samples [202]. 
Thus, extrinsic defects created in manufacturing process can be regarded as partially 
broken samples analogous to stress-induced defects of intrinsic samples in the post-BD 
phase. The validity of VRS technique demonstrated in the post-BD phase points to a 
much efficient methodology to evaluate the voltage acceleration and defect density of 
extrinsic defects, thus providing valuable information for the improvement of 




6.6   Time-to-Fail by VRS 
 
6.6.1 Time-to-Fail of Thick and Thin SiO2 
 
Having established the validity of VRS technique in PBD phase, we then investigate the 
time-to-final fail (TFAIL) by one stage voltage ramp based on failure current (VFAIL). Note 
that TFAIL is defined as TBD+TPBD. Figure 6.11 shows time-to-fail (TFAIL) converted from 
VFAIL by VRS and directly measured by CVS for thick SiO2 (2.4nm) pFET in 
accumulation which shows excellent agreement. Here, lines are TFAIL from VRS and 
symbols represent TFAIL from CVS .The advantage of this VRS method is that one set of 
VFAIL data can project TFAIL distribution for different stress voltages. This can 









Figure 6.11  Time-to-fail (TFAIL) extracted from CVS and converted from VFAIL by VRS 
for thick SiO2 (2.4nm) pFET in accumulation show excellent agreement. Lines are TFAIL 
from VRS and symbols represent TFAIL from CVS. 
 
A large sample size study of around ~1000 devices was carried out on thin SiO2 
(11Å) for both p- and nFETs in inversion mode. Figure 6.12 (a) shows that VRS method 





characteristic life, TFAIL,63% values agree well even though a disagreement is observed at 








Figure 6.12  (a) Time-to-fail (TFAIL) extracted from CVS and converted from VFAIL by 
VRS for ultra-thin SiO2 (1.1nm) pFET show excellent agreement on large sample size 
(~1000 devices each) and (b) For nFET, high percentile data agrees quite well. 
 
Figure 6.13 investigates failure current dependence of time-to-fail for both 
methodologies. Both VRS (symbols) and CVS (lines) show similar failure current 
dependence. For low failure current such as 1μA, failure distributions behave more like 
Weibull distribution because of minimal contribution from progressive breakdown time 
or for short TPBD, TFAIL ≈ TBD. As IFAIL was increased to 100μA for example, the low-
percentile bending is prominent making this distribution a non-Weibull distribution. This 
is because as the failure current was increased, for significant TPBD, TFAIL > TBD. From 






















Figure 6.13  The final failure distributions as a function of fail currents for ultra-thin 
SiO2 pFETs. For both CVS (lines) and VRS (symbols), strong failure current dependence 
of final fail time is observed. 
 
 
6.6.2 Time-to-Fail of High-κ/SiO2 Gate Stack 
Poisson area scaling was performed on VFAIL distribution of three different area high-κ 
pFET devices in inversion based on this equation, Ln(-Ln(1-F2)) = Ln(-Ln(1-F1))+ 
ln(A2/A1) [13]. Here F1 and F2 are the failure distribution corresponding to areas A1 and 
A2. As discussed in the reference [13], this formula is applicable for weakest-link 
property and a uniform failure site distribution in the oxide area. So, a non-Weibull 
distribution can also be scaled using this formula. Both TFAIL and VFAIL distributions 
follow Poisson area scaling shown in Figure 6.14 (a), (b). Here a strong bending (or 
deviation from Weibull distribution which is evident in high percentile) at low percentile 
distribution is observed. This low-percentile distribution is of paramount importance 
when studying TDDB reliability of these new high-κ gate stacks as it represents product 
areas relevant to the circuit/chip reliability. Without going into the debate of whether this 
bending is due to the PBD phase in the gate stacks [200] or due to the different 
















Figure 6.14  (a) TFAIL distributions for 3 different area high-κ/IL pFETs in both time 
domain. Symbols represent TFAIL converted from VFAIL and lines are direct CVS 
measurements. (b) Similar comparison between direct and converted VFAIL in voltage 
domain. Poisson area scaling has been applied in both cases. 
 
 
It is important to point out the agreement between CVS and VRS is obtained 
simply using a constant voltage acceleration factor (exponent) to translate the VFAIL data 
to TFAIL for all the samples. Therefore, we can conclude that voltage acceleration is 
independent of distribution percentiles although defect generations in high-κ and IL 
layers can be different. 
 
6.6.3 Temperature Acceleration of High-κ Gate Stack by VRS and CVS 
 





C on pFETs of 3.328μm
2 
area (Figure 6.15). For CVS, reference stress 
voltage was fixed at -2.15V. Activation energy was extracted independently from 








VFAIL,63%,. This acceleration factor was derived from CVS data at 140
0
C. Both methods 
yield Ea~1.15eV. This not only confirms the equivalence of these two methodologies, it 





















Figure 6.15  Thermal activation energy, Ea of VFAIL (top) and TFAIL (bottom) by VRS and 







6.7   Weak Link 
Based on results on gate stack, two other control structures (SiO2-only and HfO2-only) it 
was described in chapters 4 and 5 that interfacial layer is weak link in the gate stack 
breakdown. In this chapter, fast VRS technique also demonstrates the weak link in high-
κ/SiO2 gate stacks. The non-Weibull TFAIL characteristics observed in thin SiO2 is 
somewhat identical to that of the gate stack. This suggests that the interfacial SiO2 in gate 
stack serves as the weak link in gate stack breakdown irrespective of measurement 
method. VRS technique however reduces the measurement time significantly. 
6.8 Chapter Summary 
A new methodology using hybrid two-stage stresses has been developed to study 
progressive BD phase for high-κ and SiO2. This methodology was then applied to 
dielectrics of various thicknesses such as 6.2, 2.41, 1.1-nm SiO2 and high-κ dielectric 
stack as well. It was found that reliability parameters of progressive breakdown time 
(TPBD) distribution can be efficiently captured by VRS technique for high-κ/IL dielectric 
and other oxides. The voltage ramp stress technique can also reproduce non-Weibull or 
bending at low percentile distribution of time-to-final fail of high-κ/IL gate stacks similar 
to CVS on large sample size. Finally the activation energies of TFAIL for both methods 
were consistently similar. So, this study demonstrates that VRS can be used effectively 
for quantitative reliability studies of progressive BD phase and final BD of high-κ and 
other dielectric materials; thus it can replace the time-consuming CVS measurements as 





SUMMARY AND FUTURE WORK 
7.1   Summary 
 
Various reliability issues of high-κ dielectric for high-κ/metal gate stacks have been 
addressed in this research. Thorough investigation of defects origin and their contribution 
in time dependent dielectric breakdown (TDDB) are discussed. Both gate and Hf-based 
dielectric were atomic layer deposited (ALD). For the interfacial layer Silicon dioxide, 
in-situ steam growth and chemical oxidation have been considered.    
A comparative study was conducted of the individual breakdown characteristics 
of HfO2 and in-situ steam generated (ISSG)-SiO2 MOS structures to high-κ/IL (ISSG 
SiO2)/metal gate stack. Experimental results indicate that after constant voltage stress 
(CVS), identical progressive breakdown and stress-induced leakage current (SILC) 
degradation were observed in high-κ/IL and SiO2-only MOS devices, but HfO2-only 
metal-insulator-metal (MIM) capacitors showed insignificant SILC and progressive 
breakdown until it went into hard breakdown. Based on observed stress current behavior 
(Ig-t), SILC and charge-to-breakdown (QBD), it is believed that interfacial layer initiates 
progressive breakdown of metal gate/high-κ/SiO2/Si gate stacks at room temperature. 
From normalized SILC (ΔJg/Jg0) at accelerated temperature and activation energy 
extracted from Weibull distribution of the time-to-breakdown data show IL initiates the 
gate stack breakdown at higher temperatures as well.  
To better understand the defects origin, key parameters of negative bias 





reliabilities in HfO2/SiO2 gate stacks have been compared. A quantitative agreement was 
observed for the activation energies of threshold voltage change and SILC. The quality 
and thickness variation of the IL causes similar degradation on both NBTI and TDDB 
indicating that these two reliability issues are due to identical defect types present in the 
IL.  
Constant voltage stress has been applied to investigate statistical distribution of 1
st
 
breakdown (TBD) for small sample size. Because the statistical distribution of TBD 
followed Weibull distribution, large sample size was not required. But the relevant failure 
distributions (FFAIL) at IFAIL are non-Weibull including the progressive breakdown (PBD) 
phase for high-κ/metal gate (HKMG) dielectrics. A new methodology using hybrid two-
stage stresses has been developed to study progressive BD phase for high-κ and SiO2. It 
was found that reliability parameters of progressive breakdown time (TPBD) and non-
Weibull TFAIL distribution can be efficiently captured by voltage ramp stress technique. 
Even though ramp voltage stress technique has been used earlier to study 1
st
 breakdown 
Weibull distribution, there was confusion regarding the applicable highest ramp rate. It 
was reported that ramp rate higher than 1V/s, the conversion from VRS to CVS fails. But 
this work clarifies this confusion showing various ramp rates along with faster than 1 V/s 
and demonstrating excellent agreement between the CVS and VRS data. 
In a nutshell, the impact of this research is that it presented a better understanding 
of the weak link for the high-κ gate stack breakdown. Correlation of NBTI and TDDB 
provides a comprehensive story of the role of high-κ and interfacial layer. Also, the 
developed VRS method would be useful to characterize both progressive BD phase and 




replace the time-consuming CVS measurements as an efficient methodology and reduce 
the resources and manufacturing cost.  
7.2   Future Work 
High-k nFETs suffer from significant positive bias temperature instability (PBTI) and 
stress-induced leakage current (SILC). When positive bias is applied during TDDB, SILC 
and PBTI makes the breakdown detection challenging. Cartier et al. showed a direct 
correlation (ΔIg/Ig ~ ΔVT
3
) of stress-induced leakage current and ΔVT at both room and 
accelerated temperatures due to PBT stress [33]. Early findings show that VT instability 
and SILC generation are due to the same defects which are Oxygen vacancy related 
shallow defects generated in the HfO2. More detailed work is required to isolate PBTI 
and TDDB for high-κ nFETs. 
VRS method was applied to high-κ gate stack and ultra-thin SiO2 to study time-
to-fail distributions. Based on the non-Weibull distribution results found on these two 
structures, a conclusion was given in chapter 6 that interfacial layer was initiating 
breakdown in high-κ gate stack. But to make the study coherent, VRS method should also 
be applied to HfO2-only control structure. This would provide additional confirmation on 
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